MT9072AB datasheet(26/275 Pages) ZARLINK

26 / 275 page

MT9072

Data Sheet

Zarlink Semiconductor Inc.

109

128

149

R11

N13

J15

D13

RxDL[0]

RxDL[1]

RxDL[2]

RxDL[3]

RxDL[4]

RxDL[5]

RxDL[6]

RxDL[7]

Receive Data Link. The entire received data stream including framing

bits, after B8ZS/HDB3 decoding, is clocked out of the RxDL pin by the

clock at the EXCLi pin. RxDL data does not pass through the receive

slip buffer. The embedded data link is flagged by RxDLC. Pins

RxDL[0-7] are used for Framers[0-7] respectively.

In T1 mode this is a 1.544 Mbit/s data stream clocked out with the

rising edge of the clock at the EXCLi pin.

In E1 mode this is a 2.048 Mbit/s data stream clocked out with the

falling edge of the clock at the EXCLi pin.

110

129

150

R12

N14

J16

D14

RxDLC[0]

RxDLC[1]

RxDLC[2]

RxDLC[3]

RxDLC[4]

RxDLC[5]

RxDLC[6]

RxDLC[7]

Receive Data Link Clock. This pin outputs a clock that can be used to

clock selected bits from the RxDL data stream into an external device.

The RxDLC pin can also be configured as an enable signal. Pins

RxDLC[0-7] are used for Framers[0-7] respectively.

In T1 mode the FDL (Facility Data Link) bits embedded in the RxDL

data stream can be clocked into an external device with the rising

edge of this 4 kHz clock. The rising edge of the clock is centered on

the S-bit position and it is coincident with the falling edge of the clock

provided to the EXCLi pin. The RxDLC pin can be configured as a

clock or an enable signal with the DLCK bit (Address Y06). See Figure

49.

In T1 IMA (Inverse Mux for ATM) mode the RxDLC pin outputs the

same 1.544 MHz clock that is input to the EXCLi pin. In IMA mode the

DSTo data stream will be synchronous with this 1.544 MHz clock. IMA

mode is selected by setting the IMA bit (Address Y00) to 1. See Figure

39.

In E1 mode the selected data link national bits (timeslot 0, bits 4-8 of

the NFAS (Non-Frame Alignment Signal) frames) can be clocked into

an external device with the rising edge of this clock. The Receive Data

Link clock is a gapped 4, 8, 12, 16 or 20 kHz, clock as programmed by

the Datalink Control Register (Address Y08), derived by gating the

2.048 MHz clock provided to the EXCLi pin. The RxDLC pin can be

configured as a clock or an enable signal with the DLCK bit (Address

Y08). See Figure 68.

In E1 IMA (Inverse Mux for ATM) mode the RxDLC pin provides an

ST-BUS type 4.096 MHz clock derived by doubling the 2.048 MHz

clock provided to the EXCLi pin. In IMA mode the DSTo data stream

will be synchronous with this 4.096 MHz clock. IMA mode is selected

by setting the IMA bit (Address Y00) to 1. See Figure 58.

Pin Description (continued)

Pin #

Name

Type

Description (see Notes 1 to 7)

LQFP

LBGA

MT9072AB Datasheet(PDF) 26 Page - Zarlink Semiconductor Inc

MT9072AB Datasheet(HTML) 26 Page - Zarlink Semiconductor Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL