Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

MT9072AB Datasheet(PDF) 104 Page - Zarlink Semiconductor Inc

Part # MT9072AB
Description  Octal T1/E1/J1 Framer
PDF  275 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ZARLINK [Zarlink Semiconductor Inc]
Direct Link  http://www.zarlink.com
Logo ZARLINK - Zarlink Semiconductor Inc

MT9072AB Datasheet(HTML) 104 Page - Zarlink Semiconductor Inc

Back Button MT9072AB Datasheet HTML 100Page - Zarlink Semiconductor Inc MT9072AB Datasheet HTML 101Page - Zarlink Semiconductor Inc MT9072AB Datasheet HTML 102Page - Zarlink Semiconductor Inc MT9072AB Datasheet HTML 103Page - Zarlink Semiconductor Inc MT9072AB Datasheet HTML 104Page - Zarlink Semiconductor Inc MT9072AB Datasheet HTML 105Page - Zarlink Semiconductor Inc MT9072AB Datasheet HTML 106Page - Zarlink Semiconductor Inc MT9072AB Datasheet HTML 107Page - Zarlink Semiconductor Inc MT9072AB Datasheet HTML 108Page - Zarlink Semiconductor Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 104 / 275 page
background image
MT9072
Data Sheet
104
Zarlink Semiconductor Inc.
16.0
JTAG (Joint Test Action Group) Operation
The MT9072 JTAG (Joint Test Action Group) interface conforms to the Boundary-Scan standard IEEE1149.1-1990.
This standard specifies a design-for-testability technique called Boundary-Scan test (BST). Figure 10 shows the
BST architecture which is made up of the following four basic elements. See Figure 30 for JTAG timing.
1. Test Access Port (TAP)
2. TAP Controller
3. Instruction Register (IR)
4. Test Data Registers (TDR)
Figure 10 - Boundary Scan Test Circuit Block Diagram
16.1
Test Access Port (TAP)
The Test Access Port (TAP) provides access to the many test functions of the MT9072. It consists of four input pins
and one output pin. The following pins are from the TAP.
Test Clock Input (TCK) - TCK provides the clock for the test logic. The TCK signal does not interfere with any
on-chip clocks and thus remains independent. The TCK permits shifting of test data into or out of the
Boundary-Scan register cells concurrently with the operation of the device and without interfering with the on-chip
logic.
Test Mode Select Input (TMS) - The logic signals received at the TMS input are interpreted by the TAP Controller
to control the test operations. The TMS signal is sampled at the rising edge of the TCK pulses. This pin is internally
pulled up to device VDD when it is not driven from an external source.
TDI
TDO
TMS
TCK
TRST
TAP
Instruction Register
Bypass Register
Device ID Register
Test Data Registers
Framer
Input
Pins
Framer
Output
Pins
Framer
Core
Logic
Boundary Scan
Register
TAP
Controller



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com