BLUENRG-1 datasheet(71/173 Pages) STMICROELECTRONICS

71 / 173 page

BlueNRG-1

Functional details

DocID028866 Rev 1

71/173

Bit

Field name

Reset

Description

0x0

Break error. This bit is set to 1 if a break condition was

detected, indicating that the received data input was held low

for longer than a full-word transmission time (defined as start,

data, parity and stop bits). This bit is cleared to 0b after a write

to ECR. In FIFO mode, this error is associated with the

character at the top of the FIFO. When a break occurs, only

one 0 character is loaded into the FIFO. The next character is

only enabled after the receive data input goes to HIGH

(marking state), and the next valid start bit is received.

0x0

Overrun error. This bit is set to 1 if data is received and the

receive FIFO is already full. This is cleared to 0 by a write to

ECR (data value is not important). The FIFO contents remain

valid since no further data is written when the FIFO is full, only

the content of the shift register are overwritten. The CPU or

DMA must now read the data in order to empty the FIFO.

31:4

RESERVED

0x0

RESERVED

Table 73: UART - TIMEOUT register description: address offset UART_BASE_ADDR+0x0C

Bit

Field name

Reset

Description

21:0

PERIOD

0x1FF

Timeout period configuration. This bit field contains the

timeout period for the UART timeout interrupt assertion. The

receive timeout interrupt is asserted when the receive FIFO is

not empty and no further data is received over a programmed

timeout period. The duration before the timeout interrupt will

assert is calculated by the following formula:

Timeout_Duration = (TIMEOUT_PERIOD) / (OVSP *

Baud_Rate)

Timeout_Duration = (TIMEOUT_PERIOD) * Baud_Divisor *

Tuartclk

31:22

RESERVED

0x0

RESERVED

Table 74: UART - FR register description: address offset UART_BASE_ADDR+0x18

Bit

Field name

Reset

Description

CTS

0x0

Clear to send.

2:1

RESERVED

0x0

RESERVED

BUSY

0x0

UART Busy. If this bit is set to 1, the UART is busy

transmitting data. This bit remains set until the complete byte,

including all the stop bits, has been sent from the shift register.

However, if the transmit section of the UART is disabled in the

middle of a transmission, the BUSY bit gets cleared. This bit is

set again once the transmit section is re-enabled to complete

the remaining transmission.This bit is set as soon as the

transmit FIFO becomes nonempty (regardless of whether the

UART is enabled or not).

RXFE

0x1

Receive FIFO empty. If the FIFO is disabled (bit FEN = 0b),

this bit is set when the receive holding register is empty. If the

FIFO is enabled (FEN = 1b), the RXFE bit is set when the

receive FIFO is empty.

BLUENRG-1 Datasheet(PDF) 71 Page - STMicroelectronics

BLUENRG-1 Datasheet(HTML) 71 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL