BLUENRG-1 datasheet(5/173 Pages) STMICROELECTRONICS

5 / 173 page

BlueNRG-1

List of tables

DocID028866 Rev 1

5/173

List of tables

Table 1: Device summary table ..................................................................................................................1

Table 2: Interrupt vectors ..........................................................................................................................15

Table 3: Relationship between BlueNRG-1 states and functional blocks ................................................17

Table 4: SYSTEM_CTRL registers ...........................................................................................................18

Table 5: SYSTEM_CTRL - WKP_IO_IS register description: address offset

SYSTEM_CTRL_BASE_ADDR+0x00 ......................................................................................................18

Table 6: SYSTEM_CTRL - WKP_IO_IE register description: address offset

SYSTEM_CTRL_BASE_ADDR+0x04 ......................................................................................................19

Table 7: SYSTEM_CTRL - CTRL register description: address offset

SYSTEM_CTRL_BASE_ADDR+0x08 ......................................................................................................19

Table 8: AHBUPCONV registers ..............................................................................................................19

Table 9: BLUE_CTRL registers ................................................................................................................19

Table 10: CKGEN_SOC registers ............................................................................................................23

Table 11: CKGEN_SOC - CONTROL register description: address offset

CKGEN_SOC_BASE_ADDR+0x00 .........................................................................................................23

Table 12: CKGEN_SOC - REASON_RST register description: address offset

CKGEN_SOC_BASE_ADDR+0x08 .........................................................................................................24

Table 13: CKGEN_SOC - DIE_ID register description: address offset

CKGEN_SOC_BASE_ADDR+0x1C .........................................................................................................24

Table 14: CKGEN_SOC - CLOCK_EN register description: address offset

CKGEN_SOC_BASE_ADDR+0x20 .........................................................................................................24

Table 15: CKGEN_SOC - DMA_CONFIG register description: address offset

CKGEN_SOC_BASE_ADDR+0x24 .........................................................................................................25

Table 16: CKGEN_BLE registers .............................................................................................................25

Table 17: CKGEN_BLE - REASON_RST register description: address offset

CKGEN_BLE_BASE_ADDR+0x08 ..........................................................................................................25

Table 18: CKGEN_BLE - CLK32K_COUNT register description: address offset

CKGEN_BLE_BASE_ADDR+0x0C ..........................................................................................................26

Table 19: CKGEN_BLE - CLK32K_PERIOD register description: address offset

CKGEN_BLE_BASE_ADDR+0x10 ..........................................................................................................26

Table 20: CKGEN_BLE - CLK32K_FREQ register description: address offset

CKGEN_BLE_BASE_ADDR+0x14 ..........................................................................................................26

Table 21: CKGEN_BLE - CLK32K_IT register description: address offset

CKGEN_BLE_BASE_ADDR+0x18 ..........................................................................................................26

Table 22: ADC channels ...........................................................................................................................27

Table 23: ADC data rate ...........................................................................................................................28

Table 24: ADC data rate with microphone mode......................................................................................28

Table 25: ADC registers............................................................................................................................30

Table 26: ADC - CTRL register description: address offset ADC_BASE_ADDR+0x00 ...........................30

Table 27: ADC - CONF register description: address offset ADC_BASE_ADDR+0x04 ..........................31

Table 28: ADC - IRQSTAT register description: address offset ADC_BASE_ADDR+0x08.....................32

Table 29: ADC - IRQMASK register description: address offset ADC_BASE_ADDR+0x0C ...................33

Table 30: ADC - DATA_CONV register description: address offset ADC_BASE_ADDR+0x14 ..............33

Table 31: ADC - OFFSET register description: address offset ADC_BASE_ADDR+0x18 ......................33

Table 32: ADC - SR_REG register description: address offset ADC_BASE_ADDR+0x20 .....................33

Table 33: ADC - THRESHOLD_HI register description: address offset ADC_BASE_ADDR+0x24 ........34

Table 34: ADC - THRESHOLD_LO register description: address offset ADC_BASE_ADDR+0x28 .......34

Table 35: Programmable data width and endian behavior (when bits PINC = MINC = 1) .......................37

Table 36: DMA interrupt requests .............................................................................................................40

Table 37: DMA registers ...........................................................................................................................41

Table 38: DMA - ISR register description: address offset DMA_BASE_ADDR+0x00 .............................41

Table 39: DMA - IFCR register description: address offset DMA_BASE_ADDR+0x04 ...........................45

Table 40: DMA_CHx registers ..................................................................................................................47

BLUENRG-1 Datasheet(PDF) 5 Page - STMicroelectronics

BLUENRG-1 Datasheet(HTML) 5 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL