Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

Preview PDF HTML

LAN91C111 Datasheet(PDF) 65 Page - Microchip Technology

Part # LAN91C111
Description  10/100 Non-PCI Ethernet Single Chip MAC PHY
PDF  125 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

LAN91C111 Datasheet(HTML) 65 Page - Microchip Technology

Back Button LAN91C111 Datasheet HTML 61Page - Microchip Technology LAN91C111 Datasheet HTML 62Page - Microchip Technology LAN91C111 Datasheet HTML 63Page - Microchip Technology LAN91C111 Datasheet HTML 64Page - Microchip Technology LAN91C111 Datasheet HTML 65Page - Microchip Technology LAN91C111 Datasheet HTML 66Page - Microchip Technology LAN91C111 Datasheet HTML 67Page - Microchip Technology LAN91C111 Datasheet HTML 68Page - Microchip Technology LAN91C111 Datasheet HTML 69Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 65 / 125 page
background image
LAN91C111
DS00002276A-page 66
 2011-2016 Microchip Technology Inc.
PHY Register Description:
D[15:0]
Register 0
Control
Register 1
Status
Register 2
PHY ID#1
Register 3
PHY ID#2
Register 4
Auto-Negotiation Advertisement
Register 5
Auto-Negotiation Remote End Capability
Register 16
Configuration 1
Register 17
Configuration 2
Register 18
Status Output
Register 19
Mask
Register 20
Reserved
TABLE 9-1:
MII SERIAL FRAME STRUCTURE
<Idle>
<Start>
<Read>
<Write>
<PHY Addr.>
<REG.Addr.>
<Turnaround>
<Data>
IDLE
ST[1:0]
READ
WRITE
PHYAD[4:0]
REGAD[4:0]
TA[1:0]
D[15:0]
Symbol
Name
Definition
R/W
IDLE
Idle Pattern
These bits are an idle pattern. Device will not initiate an MI cycle until
it detects at least 32 1's
W
ST1
ST0
Start Bits
When ST[1:0]=01, a MI Serial Port access cycle starts.
W
READ
Read Select
1 = Read Cycle
W
WRITE
Write Select
1 = Write Cycle
W
PHYAD[4:0]
Physical
Device
Address
PHYSICAL ADDRESS
R
REGAD[4:0]
Register
Address
If REGAD[4:0] = 00000-11110, these bits determine the specific
register from which D[15:0] is read/written. If multiple register access
is enabled and REGAD[4:0] = 11111, all registers are read/written in
a single cycle.
W



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com