LAN91C111 datasheet(79/125 Pages) MICROCHIP

79 / 125 page

LAN91C111

DS00002276A-page 80

 2011-2016 Microchip Technology Inc.

10.4

Typical Flow of Event For Receive

SERVICE INTERRUPT – Read Interrupt Status

Option 1) Release the packet.

Option 2) Check the transmit status in the EPH

STATUS Register, write the packet number of the

current packet to the Packet Number Register, re-

enable TXENA, then go to step 4 to start the TX

sequence again.

S/W Driver

MAC Side

ENABLE RECEPTION - By setting the RXEN bit.

A packet is received with matching address. Memory

is requested from MMU. A packet number is assigned

to it. Additional memory is requested if more pages

are needed.

The internal DMA logic generates sequential

addresses and writes the receive words into memory.

The MMU does the sequential to physical address

translation. If overrun, packet is dropped and memory

is released.

When the end of packet is detected, the status word

is placed at the beginning of the receive packet in

memory. Byte count is placed at the second word. If

the CRC checks correctly the packet number is

written into the RX FIFO. The RX FIFO, being not

empty, causes RCV INT (interrupt) to be set. The

RCV_BAD bit of the Bank 1 Control Register controls

whether or not to generate interrupts when bad CRC

packets are received.

SERVICE INTERRUPT - Read the Interrupt Status

receive packet is at receive area. (Its packet number

can be read from the FIFO Ports Register). The

software driver can process the packet by accessing

the RX area, and can move it out to system memory

if desired. When processing is complete the CPU

issues the REMOVE AND RELEASE FROM TOP OF

RX command to have the MMU free up the used

memory and packet number.

S/W Driver

MAC Side

LAN91C111 Datasheet(PDF) 79 Page - Microchip Technology

LAN91C111 Datasheet(HTML) 79 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL