MB95F613K datasheet(43/110 Pages) CYPRESS

43 / 110 page

Document Number: 002-04698 Rev. *A

Page 43 of 110

PRELIMINARY

MB95610H Series

15.2.3 Port 1 registers

■ Port 1 register functions

*: If the pin is an N-ch open drain pin, the pin state becomes Hi-Z.

■ Correspondence between registers and pins for port 1

*: Though P12 has no pull-up function, bit2 in the PUL1 register can still be accessed. The operation of P12 is not affected by the

setting of bit2 in the PUL1 register.

abbreviation

Data

Read

Read by read-modify-write

(RMW) instruction

Write

PDR1

Pin state is “L” level.

PDR1 value is “0”.

As output port, outputs “L” level.

Pin state is “H” level.

PDR1 value is “1”.

As output port, outputs “H” level.*

DDR1

Port input enabled

Port output enabled

PUL1

Pull-up disabled

Pull-up enabled

Correspondence between related register bits and pins

Pin name

P15

P14

P13

P12

PDR1

bit5

bit4

bit3

bit2*

DDR1

PUL1

MB95F613K Datasheet(PDF) 43 Page - Cypress Semiconductor

MB95F613K Datasheet(HTML) 43 Page - Cypress Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL