MB95F613K datasheet(94/110 Pages) CYPRESS

94 / 110 page

Document Number: 002-04698 Rev. *A

Page 94 of 110

PRELIMINARY

MB95610H Series

18.4.7 I2C Bus Interface Timing

(VCC = 5.0 V10%, VSS = 0.0 V, TA = 40 °C to 85 °C)

*1: R represents the pull-up resistor of the SCL and SDA lines, and C the load capacitor of the SCL and SDA lines.

*2: The maximum tHD;DAT in the Standard-mode is applicable only when the time during which the device is holding the SCL signal

at “L” (tLOW) does not extend.

*3: A Fast-mode I2C-bus device can be used in a Standard-mode I2C-bus system, provided that the condition of tSU;DAT  250 ns is

fulfilled.

Parameter

Symbol

Pin name

Condition

Value

Unit

Standard-mod

Fast-mode

Min

Max

Min

Max

SCL clock frequency

fSCL

SCL

R = 1.7 k

,

C = 50 pF*1

100

400

kHz

(Repeated) START condition hold time

SDA

 SCL 

tHD;STA

SCL, SDA

4.0

—

0.6

—

µs

SCL clock “L” width

tLOW

SCL

4.7

—

1.3

—

µs

SCL clock “H” width

tHIGH

SCL

4.0

—

0.6

—

µs

(Repeated) START condition setup time

SCL

 SDA 

tSU;STA

SCL, SDA

4.7

—

0.6

—

µs

Data hold time

SCL

 SDA 

tHD;DAT

SCL, SDA

3.45*2

00.9*3

µs

Data setup time

SDA

 SCL 

tSU;DAT

SCL, SDA

0.25

—

0.1

—

µs

STOP condition setup time

SCL

  SDA 

tSU;STO

SCL, SDA

—

0.6

—

µs

Bus free time between STOP condition and

START condition

tBUF

SCL, SDA

4.7

—

1.3

—

µs

MB95F613K Datasheet(PDF) 94 Page - Cypress Semiconductor

MB95F613K Datasheet(HTML) 94 Page - Cypress Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL