Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

AD9542BCPZ Datasheet(PDF) 40 Page - Analog Devices

Part # AD9542BCPZ
Description  Quad Input, Five-Output, Dual DPLL Synchronizer and Adaptive Clock Translator
PDF  61 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD9542BCPZ Datasheet(HTML) 40 Page - Analog Devices

Back Button AD9542BCPZ Datasheet HTML 36Page - Analog Devices AD9542BCPZ Datasheet HTML 37Page - Analog Devices AD9542BCPZ Datasheet HTML 38Page - Analog Devices AD9542BCPZ Datasheet HTML 39Page - Analog Devices AD9542BCPZ Datasheet HTML 40Page - Analog Devices AD9542BCPZ Datasheet HTML 41Page - Analog Devices AD9542BCPZ Datasheet HTML 42Page - Analog Devices AD9542BCPZ Datasheet HTML 43Page - Analog Devices AD9542BCPZ Datasheet HTML 44Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 40 / 61 page
background image
AD9542
Data Sheet
Rev. 0 | Page 40 of 61
Bits[D6:D0]
(Hex)
Control Function
Destination Proxy
Status Function
Source Proxy (or Description)
0x15
Unassigned
Not applicable
Unassigned
Not applicable
0x16
Unassigned
Not applicable
REFAA demodulator clock
Not applicable
0x17
Unassigned
Not applicable
Unassigned
Not applicable
0x18
Unassigned
Not applicable
REFB demodulator clock
Not applicable
0x19
Unassigned
Not applicable
Unassigned
Not applicable
0x1A
Unassigned
Not applicable
REFBB demodulator clock
Not applicable
0x1B
Unassigned
Not applicable
Unassigned
Not applicable
0x1C
Unassigned
Not applicable
REFA reference (R) divider
resync
Register 0x300D, Bit D3
0x1D
Unassigned
Not applicable
REFAA R divider resync
Register 0x300D, Bit D7
0x1E
Unassigned
Not applicable
REFB R divider resync
Register 0x300E, Bit D3
0x1F
Unassigned
Not applicable
REFBB R divider resync
Register 0x300E, Bit D7
0x20
Fault REFA
Register 0x2003, Bit D0
REFA faulted
Register 0x3005, Bit D3
0x21
Fault REFAA
Register 0x2003, Bit D1
REFAA faulted
Register 0x3006, Bit D3
0x22
Fault REFB
Register 0x2003, Bit D2
REFB faulted
Register 0x3007, Bit D3
0x23
Fault REFBB
Register 0x2003, Bit D3
REFBB faulted
Register 0x3008, Bit D3
0x24
Unassigned
Not applicable
REFA valid
Register 0x3005, Bit D4
0x25
Unassigned
Not applicable
REFAA valid
Register 0x3006, Bit D4
0x26
Unassigned
Not applicable
REFB valid
Register 0x3007, Bit D4
0x27
Unassigned
Not applicable
REFBB valid
Register 0x3008, Bit D4
0x28
Timeout REFA
validation
Register 0x2002, Bit D0
(validate REFA if faulted;
otherwise, no action)
REFA active
This function represents a logical
combination of several registers and bits
0x29
Timeout REFAA
validation
Register 0x2002, Bit D1
(validate REFAA if
faulted; otherwise, no
action)
REFAA active
This function represents a logical
combination of several registers and bits
0x2A
Timeout REFB
validation
Register 0x2002, Bit D2
(validate REFB if faulted;
otherwise, no action)
REFB active
This function represents a logical
combination of several registers and bits
0x2B
Timeout REFBB
validation
Register 0x2002, Bit D3
(validate REFBB if
faulted; otherwise, no
action)
REFBB active
This function represents a logical
combination of several registers and bits
0x2C
Unassigned
Not applicable
Not applicable
Not applicable
0x2D
Unassigned
Not applicable
Not applicable
Not applicable
0x2E
Unassigned
Not applicable
Feedback 0 active
Not applicable
0x2F
Unassigned
Not applicable
Feedback 1 active
Not applicable
0x30
Not applicable
Not applicable
DPLL0 phase locked
Register 0x3100, Bit D1
0x31
Not applicable
Not applicable
DPLL0 frequency locked
Register 0x3100, Bit D2
0x32
Not applicable
Not applicable
APLL0 locked
Register 0x3100, Bit D3
0x33
Unassigned
Not applicable
APLL0 calibration in
progress
Register 0x3100, Bit D4
0x34
Unassigned
Not applicable
DPLL0 active
Register 0x3009, Bit D5 || Bit D4 || Bit D3 ||
Bit D2 || Bit D1 || Bit D0
0x35
Unassigned
Not applicable
DPLL0 freerun
Register 0x3101, Bit D0
0x36
Unassigned
Not applicable
DPLL0 holdover
Register 0x3101, Bit D1
0x37
Unassigned
Not applicable
DPLL0 switching
Register 0x3101, Bit D2
0x38
Unassigned
Not applicable
DPLL0 tuning word history
status
Register 0x3102, Bit D0
0x39
Unassigned
Not applicable
DPLL0 tuning word
history updated
Register 0x 3010, Bit D2
0x3A
Unassigned
Not applicable
DPLL0 frequency
clamped
Register 0x3102, Bit D1
0x3B
Unassigned
Not applicable
DPLL0 phase slew limited
Register 0x3102, Bit D2



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com