AD9542BCPZ datasheet(60/61 Pages) AD

60 / 61 page

AD9542

Data Sheet

Rev. 0 | Page 60 of 61

Data Transfer Format

The write byte format is used to write a register address to the

RAM starting from the specified RAM address (see Table 38).

The send byte format is used to set up the register address for

subsequent reads (see Table 39). The receive byte format is used

to read the data byte(s) from RAM starting from the current

address (see Table 40). The read byte format is the combined

format of the send byte and the receive byte (see Table 41).

Table 38. Write Byte Format

Slave

address

RAM address high byte

RAM address low byte

RAM

Data 0

RAM

Data 1

RAM

Data 2

Table 39. Send Byte Format

Slave address

RAM address high byte

RAM address low byte

Table 40. Receive Byte Format

Slave address

RAM Data 0

RAM Data 1

RAM Data 2

Table 41. Read Byte Format

Slave

address

RAM address

high byte

RAM address

low byte

Slave

address

RAM

Data 0

RAM

Data 1

RAM

Data 2

I²C Serial Port Timing

SDA

SCL

tSP

tHD; STA

tSU; STA

tSU; DAT

tHD; DAT

tHD; STA

tSU; STO

tBUF

tHIGH

tLOW

Figure 64. I²C Serial Port Timing

Table 42. I2C Timing Definitions

Parameter

Description

fSCL

Serial clock

tBUF

Bus free time between stop and start conditions

tHD; STA

Repeated hold time start condition

tSU; STA

Repeated start condition setup time

tSU; STO

Stop condition setup time

tHD; DAT

Data hold time

tSU; DAT

Data setup time

tLOW

SCL clock low period

tHIGH

SCL clock high period

Minimum/maximum receive SCL and SDA rise time

Minimum/maximum receive SCL and SDA fall time

tSP

Pulse width of voltage spikes that must be suppressed by the input filter

AD9542BCPZ Datasheet(PDF) 60 Page - Analog Devices

AD9542BCPZ Datasheet(HTML) 60 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61

Datasheet Download

Link URL