Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

AD9542BCPZ Datasheet(PDF) 47 Page - Analog Devices

Part # AD9542BCPZ
Description  Quad Input, Five-Output, Dual DPLL Synchronizer and Adaptive Clock Translator
PDF  61 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD9542BCPZ Datasheet(HTML) 47 Page - Analog Devices

Back Button AD9542BCPZ Datasheet HTML 43Page - Analog Devices AD9542BCPZ Datasheet HTML 44Page - Analog Devices AD9542BCPZ Datasheet HTML 45Page - Analog Devices AD9542BCPZ Datasheet HTML 46Page - Analog Devices AD9542BCPZ Datasheet HTML 47Page - Analog Devices AD9542BCPZ Datasheet HTML 48Page - Analog Devices AD9542BCPZ Datasheet HTML 49Page - Analog Devices AD9542BCPZ Datasheet HTML 50Page - Analog Devices AD9542BCPZ Datasheet HTML 51Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 47 / 61 page
background image
Data Sheet
AD9542
Rev. 0 | Page 47 of 61
The frequency lock detector provides the user with two status
bits in the IRQ map DPLLx mask section of the register map. The
DPLLx frequency lock bit (where x is 0 or 1) latches to Logic 1
when the DPLL changes state from not frequency locked to
frequency locked. The DPLLx frequency unlock bit latches to
Logic 1 when the DPLL changes state from frequency locked to
not frequency locked. Because these are latched bits, the user
must clear them via the IRQ map DPLLx clear section of the
register map to obtain visibility of subsequent state transitions
of the frequency lock detector.
The frequency lock detector uses the 24-bit unsigned Profile x
frequency lock threshold bit field (where x is a value from 0
through 7, corresponding to a particular source profile),
specified in units of picoseconds. Thus, the frequency threshold
value extends from 0 ps to 16.7 µs and represents the absolute
value of the difference in period between the reference and
feedback signals at the input to the DPLL.
Profile x Frequency Lock Threshold = |1/f
REF − 1/fFB|/10
−12
where:
f
REF is the frequency of the signal at the DPLL PFD reference
input.
f
FB is the frequency of the signal at the DPLL PFD feedback
input.
Consider a case where it is desirable to set the Profile x
frequency lock threshold bit field to meet the frequency
threshold when the signal from the reference TDC is 80 kHz
and the signal from the feedback TDC is 79.32 kHz (or vice
versa).
Profile x Frequency Lock Threshold = |1/f
REF − 1/fFB|/10
−12
= |1/80,000 − 1/79,320|/10
−12
= 170,161 (nearest integer)
= 0x0298B1 (hexadecimal)
For more information on how to choose the appropriate frequency
lock threshold, fill rate, and drain rate values for a given application,
refer to the AN-1061 Application Note.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com