82801E datasheet(35/84 Pages) INTEL

35 / 84 page

Intel® 82801E C-ICH

Advance Information Datasheet

TRDY#

I/O

Target Ready: TRDY# indicates the 82801E C-ICH’s ability as a Target to

complete the current data phase of the transaction. TRDY# is used in

conjunction with IRDY#. A data phase is completed when both TRDY# and

IRDY# are sampled asserted. During a read, TRDY# indicates that the

82801E C-ICH, as a Target, has placed valid data on AD[31:0]. During a write,

TRDY# indicates the 82801E C-ICH, as a Target is prepared to latch data.

TRDY# is an input to the 82801E C-ICH when the 82801E C-ICH is the

Initiator and an output from the 82801E C-ICH when the 82801E C-ICH is a

Target. TRDY# is tri-stated from the leading edge of PCIRST#. TRDY#

remains tri-stated by the 82801E C-ICH until driven by a target.

UART_CLK

Input clock to the SIU. This clock is passed to the baud clock generation logic

of each UART in the SIU.

USBP0P

USBP0N

USBP1P

USBP1N

I/O

Universal Serial Bus Port 1:0 Differential: These differential pairs are used

to transmit Data/Address/Command signals for ports 0 and 1.

V_CPU_IO

used to drive the processor interface outputs.

V5REF

Reference for 5 V tolerance on Core well inputs.

VBIAS

RTC well bias voltage. The DC reference voltage applied to this pin sets a

current that is mirrored throughout the oscillator and buffer circuitry. See

“External RTC Circuitry” on page 50.

Vcc1_8

1.8 V supply for Core well logic.

Vcc3_3

3.3 V supply for Core well I/O buffers.

VccRTC

3.3 V (can drop to 2.0 V minimum in the G3 state) supply for the RTC well.

This power is not expected to be shut off unless the RTC battery is removed

or completely drained.

NOTE: Implementations should not attempt to clear CMOS by using a

jumper to pull VccRTC low. Clearing CMOS in an 82801E

C-ICH-based platform can be done by using a jumper on RTCRST#

or GPI, or using SAFEMODE strap.

VRMPWRGD

VRM Power Good: This can be considered to be the CPU’s VRM power

good. This signal should be ANDed with the ATX power supply’s PWROK

signal.

Vss

Grounds.

Table 6.

82801E C-ICH Signal Description (Sheet 11 of 11)

Signal

Type

Description

82801E Datasheet(PDF) 35 Page - Intel Corporation

82801E Datasheet(HTML) 35 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84

Datasheet Download

Link URL