82801E datasheet(47/84 Pages) INTEL

47 / 84 page

Intel® 82801E C-ICH

Advance Information Datasheet

3.2.18

Miscellaneous Signals

3.2.19

General Purpose I/O

Table 24. Miscellaneous Signals

Name

Type

Description

HL[11]

No pull-up required. Use a no-stuff or a test point for NAND tree testing.

RTCRST#

RTC Reset: When asserted, this signal resets register bits in the RTC well and

sets the RTC_PWR_STS bit (bit 2 in GEN_PMCON3 register). This signal is also

used to enter the test modes documented in “Test Signals” on page 49.

NOTE: Clearing CMOS in an 82801E C-ICH-based platform can be done by

using a jumper on RTCRST# or GPI, or using SAFEMODE strap.

Implementations should not attempt to clear CMOS by using a jumper to

pull VccRTC low.

SPKR

Speaker: The SPKR signal is the output of counter 2 and is internally ANDed with

Port 61h bit 1 to provide Speaker Data Enable. This signal drives an external

speaker driver device, which in turn drives the system speaker. Upon PCIRST#, its

output state is 1.

NOTE: SPKR is sampled at the rising edge of PWROK as a functional strap. See

“Functional Straps” on page 49for more details.

TP0

Test Point 0: This signal must have an external pull-up to Vcc3_3.

THRM#

Thermal Alarm: THRM# is an active low signal generated by external hardware to

start the hardware clock throttling mode. This signal can also generate an SMI# or

an SCI.

RI#

Ring Indicate: From the modem interface. This signal can be enabled as a wake

event; this is preserved across power failures.

RESERVED1

RESERVED2

—

This signal must have an external pull up to Vcc3_3.

SUSCLK

Suspend Clock: This signal is an output of the RTC generator circuit and is used

by other chips for the refresh clock.

TP1

Test Point 1: Route to a test point with option to jumper to Vcc1_8. Used for

NAND tree testing. Otherwise jumper to Vcc1_8.

TP2

Test Point 2: Route to a test point with option to jumper to VSS. Used for NAND

tree testing. Otherwise jumper to VSS.

TP3

Test Point 3: Route to a test point with option to jumper to VSS. Used for NAND

tree testing. Otherwise jumper to VSS.

Table 25. General Purpose I/O Signals (Sheet 1 of 2)

Name

Type

Description

GPIO[31:29]

Not implemented.

GPIO[28:27]

I/O

Can be input or output. Main power well. Unmuxed.

GPIO[26]

I/O

Not implemented.

GPIO[25]

I/O

Can be input or output. Main power well. Not Muxed.

GPIO[24]

I/O

Can be input or output. Main power well.

GPIO[23]

Fixed as Output only. Main power well.

GPIO[22]

Fixed as Output only. Main power well. Open-drain output.

82801E Datasheet(PDF) 47 Page - Intel Corporation

82801E Datasheet(HTML) 47 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84

Datasheet Download

Link URL