Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

HD64F2145 Datasheet(PDF) 146 Page - Renesas Technology Corp

Part # HD64F2145
Description  Hitachi 16-Bit Single-Chip Microcomputer
PDF  829 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

HD64F2145 Datasheet(HTML) 146 Page - Renesas Technology Corp

Back Button HD64F2145 Datasheet HTML 142Page - Renesas Technology Corp HD64F2145 Datasheet HTML 143Page - Renesas Technology Corp HD64F2145 Datasheet HTML 144Page - Renesas Technology Corp HD64F2145 Datasheet HTML 145Page - Renesas Technology Corp HD64F2145 Datasheet HTML 146Page - Renesas Technology Corp HD64F2145 Datasheet HTML 147Page - Renesas Technology Corp HD64F2145 Datasheet HTML 148Page - Renesas Technology Corp HD64F2145 Datasheet HTML 149Page - Renesas Technology Corp HD64F2145 Datasheet HTML 150Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 146 / 829 page
background image
Rev. 2.0, 08/02, page 106 of 788
5.6.5
DTC Activation by Interrupt
The DTC can be activated by an interrupt. In this case, the following options are available:
• Interrupt request to CPU
• Activation request to DTC
• Selection of a number of the above
For details on interrupt requests that can be used to activate the DTC, see section 7, Data Transfer
Controller (DTC).
Figure 5.8 shows a block diagram of the DTC and interrupt controller.
Selection
circuit
DTCER
DTVECR
Control logic
Determination of
priority
CPU
DTC
Select
signal
IRQ
interrupt
On-chip
supporting
module
Clear signal
Interrupt controller
I, UI
Interrupt source
clear signal
Interrupt
request
DTC activation
request vector
number
CPU interrupt
request vector
number
SWDTE
clear signal
Clear signal
Figure 5.8 DTC and Interrupt Controller
Selection of Interrupt Source: Interrupt factors are selected as DTC activation source or CPU
interrupt source by the DTCE bit of DTCERA to DTCERE of DTC.
By specifying the DISEL bit of the DTC’s MRB, it is possible to clear the DTCE bit to 0 after
DTC data transfer, and request a CPU interrupt.
If DTC carries out the designate number of data transfers and the transfer counter reads 0, after
DTC data transfer, the DTCE bit is also cleared to 0, and an interrupt is requested to the CPU.
Determination of Priority: The DTC activation source is selected in accordance with the default
priority order, and is not affected by mask or priority levels. See table 7.1 for the respective
priority.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com