HD64F2145 datasheet(150/829 Pages) RENESAS

150 / 829 page

Rev. 2.0, 08/02, page 110 of 788

Instruction

fetch

Address bus

Break request

signal

Break point

NOP instruction is executed at break point address

H'0312 and following address H'0314.

Fetching is performed from address H'0316

after exception handling ends.

Instruction

fetch

Instruction

fetch

Instruction

fetch

Instruction

fetch

Internal

operation

Internal

operation

Vector

fetch

Save

to stack

Instruction

fetch

H'0310

NOP

execution

H'0310 NOP

H'0312 NOP

H'0314 NOP

H'0316 NOP

NOP

execution

NOP

execution

Interrupt exception handling

H'0312 H'0314 H'0316

H'0318

H'0036

SP-2

SP-4

(1) When a break address specified instruction is executed for one state in the program area and on-chip memory

Address bus

Break request

signal

Break point

MOV instruction is executed at break point address

H'0312, and NOP instruction is not executed

at the following address H'0314.

Fetching is performed from address H'0316

after exception handling ends.

Instruction

fetch

Instruction

fetch

Instruction

fetch

Internal

operation

Internal

operation

Vector

fetch

Save

to stack

Instruction

fetch

H'0310

NOP

execution

H'0310 NOP

H'0312 MOV.W #xx:16,Rd

H'0316 NOP

H'0318 NOP

MOV.W

execution

Interrupt exception handling

H'0312 H'0314 H'0316

H'0318

H'0036

SP-2

SP-4

(2) When a break address specified instruction is executed for two states in the program area and on-chip memory

Instruction

fetch

Instruction

fetch

Address bus

Break request

signal

Break point

NOP instruction is not executed at break point address H'0312.

Fetching is performed from address H'0312

after exception handling ends.

Instruction

fetch

Internal

operation

Instruction

fetch

Vector

fetch

Save

to stack

H'0310

NOP

execution

H'0310 NOP

H'0312 NOP

H'0314 NOP

H'0316 NOP

Interrupt exception handling

H'0312

H'0314

H'0036

SP-2

SP-4

(3) When a break address specified instruction is executed for one state in the program area

and external memory (2-state access, 16-bit bus access)

Instruction

fetch

Instruction

fetch

Figure 5.10 Address Break Timing Example

HD64F2145 Datasheet(PDF) 150 Page - Renesas Technology Corp

HD64F2145 Datasheet(HTML) 150 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL