| Electronic Components Datasheet Search |
|
HD64F2145 Datasheet(PDF) 159 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
HD64F2145 Datasheet(HTML) 159 Page - Renesas Technology Corp |
|
159 / 829 page ![]() Rev. 2.0, 08/02, page 119 of 788 RAME bit in SYSCR is set to 1, and disabled and specified as the external address space when the RAME bit is cleared to 0. 6.4.4 I/O Select Signals The LSI can output I/O select signals ( ,26); the signal is driven low when the corresponding external address space is accessed. Figure 6.2 shows an example of ,26 signal output timing. Bus cycle T1 T2 Address bus Ø T3 External addresses selected by IOS Figure 6.2 ,26 ,26 ,26 ,26 Signal Output Timing Enabling or disabling ,26 signal output is performed by the IOSE bit in SYSCR. In extended mode, the ,26 pin functions as an $6 pin by a reset. To use this pin as an ,26 pin, set the IOSE bit to 1. For details, refer to section 8, I/O Ports. The address ranges of the ,26 signal output can be specified by the IOS1 and IOS0 bits in BCR, as shown in table 6.3. Table 6.3 Address Range for ,26 ,26 ,26 ,26 Signal Output IOS1 IOS0 ,26 ,26 ,26 ,26 Signal Output Range 0 H'(FF)F000 to H'(FF)F03F 0 1 H'(FF)F000 to H'(FF)F0FF 0 H'(FF)F000 to H'(FF)F3FF 1 1 H'(FF)F000 to H'(FF)F7FF (Initial value) |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |