HD64F2145 datasheet(290/829 Pages) RENESAS

290 / 829 page

Rev. 2.0, 08/02, page 250 of 788

11.3.8

Timer Control Register (TCR)

TCR selects the rising or falling edge of the input capture signals, enables the input capture buffer

mode, and selects the FRC clock source.

Bit

Bit Name

Initial Value

R/W

Description

IEDGA

R/W

Input Edge Select A

Selects the rising or falling edge of the input capture A

signal (FTIA).

0: Capture on the falling edge of FTIA

1: Capture on the rising edge of FTIA

IEDGB

R/W

Input Edge Select B

Selects the rising or falling edge of the input capture B

signal (FTIB).

0: Capture on the falling edge of FTIB

1: Capture on the rising edge of FTIB

IEDGC

R/W

Input Edge Select C

Selects the rising or falling edge of the input capture C

signal (FTIC).

0: Capture on the falling edge of FTIC

1: Capture on the rising edge of FTIC

IEDGD

R/W

Input Edge Select D

Selects the rising or falling edge of the input capture D

signal (FTID).

0: Capture on the falling edge of FTID

1: Capture on the rising edge of FTID

BUFEA

R/W

Buffer Enable A

Selects whether ICRC is to be used as a buffer register

for ICRA.

0: ICRC is not used as a buffer register for ICRA

1: ICRC is used as a buffer register for ICRA

BUFEB

R/W

Buffer Enable B

Selects whether ICRD is to be used as a buffer register

for ICRB.

0: ICRD is not used as a buffer register for ICRB

1: ICRD is used as a buffer register for ICRB

HD64F2145 Datasheet(PDF) 290 Page - Renesas Technology Corp

HD64F2145 Datasheet(HTML) 290 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL