Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

Preview PDF HTML

TMS320F28375DPZP Datasheet(PDF) 76 Page - Texas Instruments

Part # TMS320F28375DPZP
Description  TMS320F2837xD Dual-Core Delfino??Microcontrollers
PDF  222 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

TMS320F28375DPZP Datasheet(HTML) 76 Page - Texas Instruments

Back Button TMS320F28375DPZP Datasheet HTML 72Page - Texas Instruments TMS320F28375DPZP Datasheet HTML 73Page - Texas Instruments TMS320F28375DPZP Datasheet HTML 74Page - Texas Instruments TMS320F28375DPZP Datasheet HTML 75Page - Texas Instruments TMS320F28375DPZP Datasheet HTML 76Page - Texas Instruments TMS320F28375DPZP Datasheet HTML 77Page - Texas Instruments TMS320F28375DPZP Datasheet HTML 78Page - Texas Instruments TMS320F28375DPZP Datasheet HTML 79Page - Texas Instruments TMS320F28375DPZP Datasheet HTML 80Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 76 / 222 page
background image
INPUTXBAR4
CPU1.W DINT
CPU2.W DINT
CPU1.LPMINT
CPU2 .LPMINT
CPU1.W AKEINT
CPU2.W AKEINT
CPU1.TINT0
CPU1.
ePIE
IN T13
INT14
NMI
CPU1
INT1
to
INT12
NMI
CPU2
INT1
to
INT12
INPUTXBAR13
INPUTXBAR5
INPUTXBAR6
INPUTXBAR14
GPIO0
GPIO1
...
...
GPIOx
CPU1.TIMER0
CPU2.TINT0
CPU2.TIMER0
CPU2
ePIE
CPU1.TINT1
CPU1.TIMER1
CPU1.TINT2
CPU1.TIMER2
CPU1.TINT2
IN T13
INT14
CPU2.TINT1
CPU2.TIMER1
CPU2.TINT2
CPU2.TIMER2
LPM Logic
CPU2.WD
Peripherals
IPC
4 Interrupts
CPU1.XINT1 Control
CPU1.XINT5 Control
CPU1.XINT3 Control
CPU1.XINT4 Control
CPU1.XINT2 Control
CPU2.XINT1 Control
CPU2.XINT5 Control
CPU2.XINT3 Control
CPU2.XINT4 Control
CPU2.XINT2 Control
Input
X-BAR
LPM Logic
CPU1.WD
CPU1.NMIWD
CPU2.NMIWD
76
TMS320F28379D, TMS320F28378D, TMS320F28377D
TMS320F28376D, TMS320F28375D, TMS320F28374D
SPRS880K – DECEMBER 2013 – REVISED NOVEMBER 2018
www.ti.com
Submit Documentation Feedback
Product Folder Links: TMS320F28379D TMS320F28378D TMS320F28377D TMS320F28376D TMS320F28375D
TMS320F28374D
Specifications
Copyright © 2013–2018, Texas Instruments Incorporated
5.9.7
Interrupts
Figure 5-15 provides a high-level view of the interrupt architecture.
As shown in Figure 5-15, the devices support five external interrupts (XINT1 to XINT5) that can be
mapped onto any of the GPIO pins.
In this device, 16 ePIE block interrupts are grouped into 1 CPU interrupt. In total, there are 12 CPU
interrupt groups, with 16 interrupts per group.
Figure 5-15. External and ePIE Interrupt Sources



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com