Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

AX58200 Datasheet(PDF) 77 Page - ASIX Electronics Corporation

Part # AX58200
Description  EtherCAT Slave Controller SoC
PDF  180 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ASIX [ASIX Electronics Corporation]
Direct Link  http://www.asix.com.tw
Logo ASIX - ASIX Electronics Corporation

AX58200 Datasheet(HTML) 77 Page - ASIX Electronics Corporation

Back Button AX58200 Datasheet HTML 73Page - ASIX Electronics Corporation AX58200 Datasheet HTML 74Page - ASIX Electronics Corporation AX58200 Datasheet HTML 75Page - ASIX Electronics Corporation AX58200 Datasheet HTML 76Page - ASIX Electronics Corporation AX58200 Datasheet HTML 77Page - ASIX Electronics Corporation AX58200 Datasheet HTML 78Page - ASIX Electronics Corporation AX58200 Datasheet HTML 79Page - ASIX Electronics Corporation AX58200 Datasheet HTML 80Page - ASIX Electronics Corporation AX58200 Datasheet HTML 81Page - ASIX Electronics Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 77 / 180 page
background image
77
Copyright © 2019 ASIX Electronics Corporation. All rights reserved.
AX58200
EtherCAT Slave Controller SoC
Smart Card Host Interface (SC)
2.18.1 Overview
The Smart Card Interface controller (SC controller) is based on ISO/IEC 7816-3 standard and fully compliant
with PC/SC Specifications. It also provides status of card insertion/removal.
2.18.2 Features
⚫
ISO 7816-3 T = 0, T = 1 compliant
⚫
EMV2000 compliant
⚫
Three ISO 7816-3 ports
⚫
Separates receive/transmit 4 byte entry FIFO for data payloads
⚫
Programmable transmission clock frequency
⚫
Programmable receiver buffer trigger level
⚫
Programmable guard time selection (11 ETU ~ 267 ETU)
⚫
One 24-bit timer and two 8-bit timers for Answer to Request (ATR) and waiting times processing
⚫
Supports auto direct / inverse convention function
⚫
Supports transmitter and receiver error retry and error number limiting function
⚫
Supports hardware activation sequence process, and the time between PWR on and CLK start is
configurable
⚫
Supports hardware warm reset sequence process
⚫
Supports hardware deactivation sequence process
⚫
Supports hardware auto deactivation sequence when detected the card removal
⚫
Supports UART mode
–
Full duplex, asynchronous communications
–
Separates receiving / transmitting 4 bytes entry FIFO for data payloads
–
Supports programmable baud rate generator
–
Supports programmable receiver buffer trigger level
–
Programmable transmitting data delay time between the last stop bit leaving the TX-FIFO and
the de-assertion by setting EGT (SCn_EGT[7:0])
–
Programmable even, odd or no parity bit generation and detection
–
Programmable stop bit, 1- or 2- stop bit generation



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com