DRV8426PWPR datasheet(7/49 Pages) TI1

7 / 49 page

DRV8426

www.ti.com

SLOSE55 – MAY 2020

Product Folder Links: DRV8426

Submit Documentation Feedback

6.5 Electrical Characteristics

Typical values are at TA = 25°C and VVM = 24 V. All limits are over recommended operating conditions, unless otherwise

noted.

PARAMETER

TEST CONDITIONS

MIN

TYP

MAX

UNIT

POWER SUPPLIES (VM, DVDD)

IVM

VM operating supply current

ENABLE = 1, nSLEEP = 1, No motor load

6.5

IVMQ

VM sleep mode supply current

nSLEEP = 0

μA

tSLEEP

Sleep time

nSLEEP = 0 to sleep-mode

120

μs

tRESET

nSLEEP reset pulse

nSLEEP low to clear fault

μs

tWAKE

Wake-up time

nSLEEP = 1 to output transition

0.8

1.2

tON

Turn-on time

VM > UVLO to output transition

0.8

1.2

VDVDD

Internal regulator voltage

No external load, 6 V < VVM < 33 V

4.5

5.5

CHARGE PUMP (VCP, CPH, CPL)

VCP

VCP operating voltage

VVM + 5

f(CP)

Charge pump switching

frequency

VVM > UVLO; nSLEEP = 1

360

kHz

LOGIC-LEVEL INPUTS (STEP, DIR, nSLEEP)

VIL

Input logic-low voltage

0.6

VIH

Input logic-high voltage

1.5

5.5

VHYS

Input logic hysteresis

150

IIL

Input logic-low current

VIN = 0 V

–1

μA

IIH

Input logic-high current

VIN = 5 V

100

μA

TRI-LEVEL INPUTS (M0, DECAY0, DECAY1, ENABLE)

VI1

Input logic-low voltage

Tied to GND

0.6

VI2

Input Hi-Z voltage

Hi-Z

1.8

2.2

VI3

Input logic-high voltage

Tied to DVDD

2.7

5.5

Output pull-up current

μA

QUAD-LEVEL INPUTS (M1, TOFF)

VI1

Input logic-low voltage

Tied to GND

0.6

VI2

330k

Ω ± 5% to GND

1.25

1.4

VI3

Input Hi-Z voltage

Hi-Z

1.8

2.2

VI4

Input logic-high voltage

Tied to DVDD

2.7

5.5

IIL

Output pull-up current

μA

CONTROL OUTPUTS (nFAULT)

VOL

Output logic-low voltage

IO = 5 mA

0.5

IOH

Output logic-high leakage

VVM = 24 V

–1

μA

MOTOR DRIVER OUTPUTS (AOUT1, AOUT2, BOUT1, BOUT2)

RDS(ONH)

High-side FET on resistance

VVM = 24 V, TJ = 25 °C, IO = -1 A

450

550

Ω

VVM = 24 V, TJ = 125 °C, IO = -1 A

700

850

Ω

VVM = 24 V, TJ = 150 °C, IO = -1 A

780

950

Ω

RDS(ONL)

Low-side FET on resistance

VVM = 24 V, TJ = 25 °C, IO = 1 A

450

550

Ω

VVM = 24 V, TJ = 125 °C, IO = 1 A

700

850

Ω

VVM = 24 V, TJ = 150 °C, IO = 1 A

780

950

Ω

tSR

Output slew rate

VVM = 24 V, IO = 1 A, Between 10% and 90%

240

V/µs

PWM CURRENT CONTROL (VREF)

Transimpedance gain

VREF = 3.3 V

2.09

2.2

2.31

V/A

tOFF

PWM off-time

TOFF = 0

μs

TOFF = 1

TOFF = Hi-Z

TOFF = 330 kΩ to GND

DRV8426PWPR Datasheet(PDF) 7 Page - Texas Instruments

DRV8426PWPR Datasheet(HTML) 7 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49

Datasheet Download

Link URL