| Electronic Components Datasheet Search |
|
AD9161BBCZ Datasheet(PDF) 108 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD9161BBCZ Datasheet(HTML) 108 Page - Analog Devices |
|
108 / 144 page ![]() AD9161/AD9162 Data Sheet Rev. D | Page 108 of 144 Hex. Addr. Name Bits Bit Name Settings Description Reset Access 0x2C1 TERM_OFFSET_6 [7:4] RESERVED Reserved. 0x0 R [3:0] TERM_OFFSET_6 Add or subtract from the termination calibration value of Physical Lane 6. 4-bit signed magnitude value that adds to or subtracts from the termination value. Bit 3 is the sign bit, and Bits[2:0] are the magnitude bits. 0x0 R/W 0x2C2 TERM_OFFSET_7 [7:4] RESERVED Reserved. 0x0 R [3:0] TERM_OFFSET_7 Add or subtract from the termination calibration value of Physical Lane 7. 4-bit signed magnitude value that adds to or subtracts from the termination value. Bit 3 is the sign bit, and Bits[2:0] are the magnitude bits. 0x0 R/W 0x300 GENERAL_JRX_CTRL_0 7 RESERVED Reserved. 0x0 R 6 CHECKSUM_MODE JESD204B link parameter checksum calculation method. 0x0 R/W 0 Checksum is sum of fields. 1 Checksum is sum of octets. [5:1] RESERVED Reserved. 0x0 R 0 LINK_EN This bit brings up the JESD204B receiver when all link parameters are programmed and all clocks are ready. 0x0 R/W 0x302 DYN_LINK_LATENCY_0 [7:5] RESERVED Reserved. 0x0 R [4:0] DYN_LINK_LATENCY_0 Measurement of the JESD204B link delay (in PCLK units). Link 0 dynamic link latency. Latency between current deframer LMFC and the global LMFC. 0x0 R 0x304 LMFC_DELAY_0 [7:5] RESERVED Reserved. 0x0 R [4:0] LMFC_DELAY_0 Fixed part of the JESD204B link delay (in PCLK units). Delay in frame clock cycles for global LMFC for Link 0. 0x0 R/W 0x306 LMFC_VAR_0 [7:5] RESERVED Reserved. 0x0 R [4:0] LMFC_VAR_0 Variable part of the JESD204B link delay (in PCLK units). Location in Rx LMFC where JESD204B words are read out from buffer. This setting must not be more than 10 PCLKs. 0x1F R/W 0x308 XBAR_LN_0_1 [7:6] RESERVED Reserved. 0x0 R [5:3] SRC_LANE1 Select data from SERDIN0±, SERDIN1±, …, or SERDIN7± for Logic Lane 1. 0x1 R/W 000 Data is from SERDIN0±. 001 Data is from SERDIN1±. 010 Data is from SERDIN2±. 011 Data is from SERDIN3±. 100 Data is from SERDIN4±. 101 Data is from SERDIN5±. 110 Data is from SERDIN6±. 111 Data is from SERDIN7±. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |