Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

AD9161BBCZ Datasheet(PDF) 111 Page - Analog Devices

Part # AD9161BBCZ
Description  11-Bit/16-Bit, 12 GSPS, RF Digital-to-Analog Converters
PDF  144 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD9161BBCZ Datasheet(HTML) 111 Page - Analog Devices

Back Button AD9161BBCZ Datasheet HTML 107Page - Analog Devices AD9161BBCZ Datasheet HTML 108Page - Analog Devices AD9161BBCZ Datasheet HTML 109Page - Analog Devices AD9161BBCZ Datasheet HTML 110Page - Analog Devices AD9161BBCZ Datasheet HTML 111Page - Analog Devices AD9161BBCZ Datasheet HTML 112Page - Analog Devices AD9161BBCZ Datasheet HTML 113Page - Analog Devices AD9161BBCZ Datasheet HTML 114Page - Analog Devices AD9161BBCZ Datasheet HTML 115Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 111 / 144 page
background image
Data Sheet
AD9161/AD9162
Rev. D | Page 111 of 144
Hex.
Addr. Name
Bits Bit Name
Settings
Description
Reset
Access
0x311 SYNC_GEN_0
[7:3] RESERVED
Reserved.
0x0
R
2
EOMF_MASK_0
Mask EOMF from QBD_0. Assert
SYNCOUT based on loss of
multiframe sync.
0x0
R/W
0 Don not assert SYNCOUT on
loss of multiframe.
1 Assert SYNCOUT on loss of
multiframe.
1
RESERVED
Reserved.
0x0
R/W
0
EOF_MASK_0
Mask EOF from QBD_0. Assert
SYNCOUT based on loss of
frame sync.
0x0
R/W
0 Do not assert SYNCOUT on loss
of frame.
1 Assert SYNCOUT on loss of
frame.
0x312 SYNC_GEN_1
[7:4] SYNC_ERR_DUR
Duration of SYNCOUT signal
low for purpose of sync error
report. 0 means half PCLK cycle.
Add an additional PCLK = 4
octets for each increment of the
value.
0x0
R/W
[3:0] SYNC_SYNCREQ_DUR
Duration of SYNCOUT signal
low for purpose of sync request.
0 means 5 frame + 9 octets. Add
an additional PCLK = 4 octets
for each increment of the value.
0x0
R/W
0x313 SYNC_GEN_3
[7:0] LMFC_PERIOD
LMFC period in PCLK cycle. This
is to report the global LMFC
period based on PCLK.
0x0
R
0x315 PHY_PRBS_TEST_EN
[7:0] PHY_TEST_EN
Enable PHY BER by ungating
the clocks.
0x0
R/W
1 PHY test enable.
0 PHY test disable.
0x316 PHY_PRBS_TEST_CTRL
7
RESERVED
Reserved.
0x0
R
[6:4] PHY_SRC_ERR_CNT
0x0
R/W
000 Report Lane 0 error count.
001 Report Lane 1 error count.
010 Report Lane 2 error count.
011 Report Lane 3 error count.
100 Report Lane 4 error count.
101 Report Lane 5 error count.
110 Report Lane 6 error count.
111 Report Lane 7 error count.
[3:2] PHY_PRBS_PAT_SEL
Select PRBS pattern for PHY BER
test.
0x0
R/W
00 PRBS7.
01 PRBS15.
10 PRBS31.
11 Not used.
1
PHY_TEST_START
Start and stop the PHY PRBS
test.
0x0
R/W
0 Test not started.
1 Test started.
0
PHY_TEST_RESET
Reset PHY PRBS test state
machine and error counters.
0x0
R/W
0 Not reset.
1 Reset.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com