| Electronic Components Datasheet Search |
|
AD9161BBCZ Datasheet(PDF) 120 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD9161BBCZ Datasheet(HTML) 120 Page - Analog Devices |
|
120 / 144 page ![]() AD9161/AD9162 Data Sheet Rev. D | Page 120 of 144 Hex. Addr. Name Bits Bit Name Settings Description Reset Access [4:0] S Number of samples per converter per frame cycle (minus 1). S is the number of samples per converter per frame cycle. Settings of 1 and 2 are valid. Refer to Table 16 and Table 17. 0x1 R 0x45A ILS_HD_CF 7 HD High density format. HD is the high density mode. Refer to Section 5.1.3 of JESD204B standard. 0x1 R 0 Low density mode. 1 High density mode. [6:5] RESERVED Reserved. 0x0 R [4:0] CF Number of control bits per sample. CF is the number of control words per frame clock period per link. Must be set to 0. Control bits are not supported. 0x0 R 0x45B ILS_RES1 [7:0] RES1 Reserved. Reserved Field 1. This signal must only be programmed while the QBD is held in soft reset (Register 0x475, Bit 3), and must not be changed during normal operation. 0x0 R/W 0x45C ILS_RES2 [7:0] RES2 Reserved. Reserved Field 2. This signal must only be programmed while the QBD is held in soft reset (Register 0x475, Bit 3), and must not be changed during normal operation. 0x0 R/W 0x45D ILS_CHECKSUM [7:0] FCHK0 Link configuration checksum. Checksum for Lane 0. The checksum for the configuration values (not the whole register content) programmed into Register 0x450 to Register 0x45C must be calculated according to Section 8.3 of the JESD204B specification and written to this register (SUM(DID,…, SC, L−1,…CF) % 256). This signal must only be programmed while the QBD is held in soft reset (Register 0x475, Bit 3), and must not be changed during normal operation. 0x0 R/W 0x46C LANE_DESKEW 7 ILD7 Interlane deskew status for Lane 7 (ignore this output when NO_ILAS = 1). 0x0 R 0 Deskew failed. 1 Deskew achieved. 6 ILS6 Initial lane synchronization status for Lane 6 (ignore this output when NO_ILAS = 1). 0x0 R 0 Synchronization lost. 1 Synchronization achieved. 5 ILD5 Interlane deskew status for Lane 5 (ignore this output when NO_ILAS = 1). 0x0 R 0 Deskew failed. 1 Deskew achieved. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |