PM7347 datasheet(96/341 Pages) PMC

96 / 341 page

S/UNI®-JET Data Sheet

Released

Proprietary and Confidential to PMC-Sierra, Inc., and for its Customers’ Internal Use

Document ID: PMC-1990267, Issue 3

Bit

Type

Function

Default

Bit 7

R/W

RESET

Bit 6

TYPE[3]

Bit 5

TYPE[2]

Bit 4

TYPE[1]

Bit 3

TYPE[0]

Bit 2

Unused

Bit 1

ID[1]

Bit 0

ID[0]

This register is used for global performance monitor updates, global software resets, and for

device identification. Writing any value except 80H into this register initiates latching of all

performance monitor counts in the PMON, RXCP-50, and TXCP-50 blocks in all four quadrants

of the S/UNI-JET. The TIP register bit is used to signal when the latching is complete.

The CPPM Counter Registers are not latched by writing to Register 006H. Counters in the CPPM

can only be updated by writing to CPPM register addresses (322H – 32FH).

ID[1:0]

The ID[1:0] bits allows software to identify the version level of the S/UNI-JET.

TYPE[3:0]

The TYPE[3:0] bits allow software to identify this device as the S/UNI-JET member of the

S/UNI family of products.

RESET

The RESET bit allows software to asynchronously reset the S/UNI-JET. The software reset is

equivalent to setting the RSTB input pin low, except that the S/UNI-JET Master Test Register

is not affected. When a logic one is written to RESET, the S/UNI-JET is reset. When a logic

zero is written to RESET, the reset is removed. The RESET bit must be explicitly set and

cleared by writing the corresponding logic value to this register.

PM7347 Datasheet(PDF) 96 Page - PMC-Sierra, Inc

PM7347 Datasheet(HTML) 96 Page - PMC-Sierra, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL