Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

REF5045 Datasheet(PDF) 27 Page - Texas Instruments

Part # REF5045
Description  ADS8881x 18-Bit, 1-MSPS, Serial Interface, microPower, Miniature, True-Differential Input, SAR Analog-to-Digital Converter
PDF  62 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI2 [Texas Instruments]
Direct Link  https://www.ti.com
Logo TI2 - Texas Instruments

REF5045 Datasheet(HTML) 27 Page - Texas Instruments

Back Button REF5045 Datasheet HTML 23Page - Texas Instruments REF5045 Datasheet HTML 24Page - Texas Instruments REF5045 Datasheet HTML 25Page - Texas Instruments REF5045 Datasheet HTML 26Page - Texas Instruments REF5045 Datasheet HTML 27Page - Texas Instruments REF5045 Datasheet HTML 28Page - Texas Instruments REF5045 Datasheet HTML 29Page - Texas Instruments REF5045 Datasheet HTML 30Page - Texas Instruments REF5045 Datasheet HTML 31Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 27 / 62 page
background image
œœ
œœ
œœ
D17
D0
1
18
D1
D16
17
DOUT
SCLK
2
CONVST
1/fsample
tACQ
tconv-max
Acquiring
Sample N
Converting
Sample N
End-of-
Conversion
ADC
STATE
tconv-min
DIN
Acquiring Sample N+1
Read Sample N
DIN = 1
CNV
CS
SDI
CLK
DIN
CONVST
DOUT
SCLK
ADC
Digital Host
27
ADS8881
www.ti.com
SBAS547D – MAY 2013 – REVISED AUGUST 2015
Product Folder Links: ADS8881
Submit Documentation Feedback
Copyright © 2013–2015, Texas Instruments Incorporated
Device Functional Modes (continued)
10.4.1.3 4-Wire CS Mode Without a Busy Indicator
This interface option is useful when one or more ADCs are connected to an SPI-compatible digital host.
Figure 54 shows the connection diagram for single ADC; see Figure 56 for the connection diagram for two ADCs.
Figure 54. Connection Diagram: Single ADC With 4-Wire CS Mode Without a Busy Indicator
In this interface option, DIN is controlled by the digital host and functions as CS. As shown in Figure 55, with DIN
high, a CONVST rising edge selects CS mode, forces DOUT to 3-state, samples the input signal, and causes the
device to enter a conversion phase. In this interface option, CONVST must be held at a high level from the start
of the conversion until all data bits are read. Conversion is done with the internal clock and continues regardless
of the state of DIN. As a result, DIN (functioning as CS) can be pulled low to select other devices on the board.
However, DIN must be pulled high before the minimum conversion time (tconv-min) elapses and remains high until
the maximum possible conversion time (tconv-max) elapses. A high level on DIN at the end of the conversion
ensures the device does not generate a busy indicator.
Figure 55. Interface Timing Diagram: Single ADC With 4-Wire CS Mode



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com