Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

REF5045 Datasheet(PDF) 28 Page - Texas Instruments

Part # REF5045
Description  ADS8881x 18-Bit, 1-MSPS, Serial Interface, microPower, Miniature, True-Differential Input, SAR Analog-to-Digital Converter
PDF  62 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI2 [Texas Instruments]
Direct Link  https://www.ti.com
Logo TI2 - Texas Instruments

REF5045 Datasheet(HTML) 28 Page - Texas Instruments

Back Button REF5045 Datasheet HTML 24Page - Texas Instruments REF5045 Datasheet HTML 25Page - Texas Instruments REF5045 Datasheet HTML 26Page - Texas Instruments REF5045 Datasheet HTML 27Page - Texas Instruments REF5045 Datasheet HTML 28Page - Texas Instruments REF5045 Datasheet HTML 29Page - Texas Instruments REF5045 Datasheet HTML 30Page - Texas Instruments REF5045 Datasheet HTML 31Page - Texas Instruments REF5045 Datasheet HTML 32Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 28 / 62 page
background image
œœ
œœ
œœ
D17
D0
1
18
D1
D16
17
DOUT
SCLK
2
CONVST
1/fsample
tACQ
tconv-max
Acquiring
Sample N
Converting
Sample N
End-of-
Conversion
ADC
STATE
tconv-min
œœ
19
36
35
20
D17
œœ
œœ
D0
D1
D16
DIN
(ADC 1)
Acquiring Sample N+1
Read Sample N
ADC 1
Read Sample N
ADC 2
DIN
(ADC 2)
DIN = 1
DIN = 1
CS1
CNV
CS2
SDI
CLK
CONVST
DIN
DOUT
SCLK
CONVST
DIN
DOUT
SCLK
ADC #1
ADC #2
Digital Host
28
ADS8881
SBAS547D – MAY 2013 – REVISED AUGUST 2015
www.ti.com
Product Folder Links: ADS8881
Submit Documentation Feedback
Copyright © 2013–2015, Texas Instruments Incorporated
Device Functional Modes (continued)
When conversion is complete, the device enters acquisition phase and powers down. DIN (functioning as CS)
can be brought low after the maximum conversion time (tconv-max) elapses. On the DIN falling edge, DOUT comes
out of 3-state and the device outputs the MSB of the data. The lower data bits are output on subsequent SCLK
falling edges. Fast sampling rates require high frequency SCLK and data must be read at SCLK falling edges.
For slow sampling rates and SCLK frequency
≤ 36 MHz, data can be read at either SCLK falling or rising edges.
Note that with any SCLK frequency, reading data at SCLK falling edge requires the digital host to clock in the
data during the th_CK_DO-min time frame. DOUT goes to 3-state after the 18th SCLK falling edge or when DIN goes
high, whichever occurs first.
As shown in Figure 56, multiple devices can be hooked together on the same data bus. In this case, as shown in
Figure 57, the DIN of the second device (functioning as CS for the second device) can go low after the first
device data are read and the DOUT of the first device is in 3-state.
Care must be taken so that CONVST and DIN are not both low together at any time during the cycle.
Figure 56. Connection Diagram: Two ADCs With 4-Wire CS Mode Without a Busy Indicator
Figure 57. Interface Timing Diagram: Two ADCs With 4-Wire CS Mode



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com