| Electronic Components Datasheet Search |
|
REF5045 Datasheet(PDF) 29 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
REF5045 Datasheet(HTML) 29 Page - Texas Instruments |
|
29 / 62 page ![]() œœ œœ œœ BUSY D17 D1 D0 1 2 18 19 D2 D16 17 DOUT SCLK DIN 3 CONVST 1/fsample tACQ tconv-max Acquiring Sample N Converting Sample N Conversion Result of Sample N Clocked-out while Acquiring Sample N+1 ADC STATE SDO Pulled-up tconv-min DIN =0 CONVST SCLK DOUT CNV CLK SDI DIN ADC Digital Host IRQ DVDD CS 29 ADS8881 www.ti.com SBAS547D – MAY 2013 – REVISED AUGUST 2015 Product Folder Links: ADS8881 Submit Documentation Feedback Copyright © 2013–2015, Texas Instruments Incorporated Device Functional Modes (continued) 10.4.1.4 4-Wire CS Mode With a Busy Indicator This interface option is most useful when a single ADC is connected to an SPI-compatible digital host and an interrupt-driven data transfer is desired. In this interface option, the analog sample is least affected by clock jitter because the CONVST signal (used to sample the input) is independent of the data read operation. In this interface option, DIN is controlled by the digital host and functions as CS (as shown in Figure 58). The pull-up resistor on the DOUT pin ensures that the IRQ pin of the digital host is held high when DOUT goes to 3-state. As shown in Figure 59, when DIN is high, a CONVST rising edge selects CS mode, forces DOUT to 3-state, samples the input signal, and causes the device to enter a conversion phase. In this interface option, CONVST must be held high from the start of the conversion until all data bits are read. Conversion is done with the internal clock and continues regardless of the state of DIN. As a result, DIN (acting as CS) can be pulled low to select other devices on the board. However, DIN must be pulled low before the minimum conversion time (tconv-min) elapses and remains low until the maximum possible conversion time (tconv-max) elapses. A low level on the DIN input at the end of a conversion ensures the device generates a busy indicator. Figure 58. Connection Diagram: 4-Wire CS Mode With a Busy Indicator Figure 59. Interface Timing Diagram: 4-Wire CS Mode With a Busy Indicator |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |