Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

REF5045 Datasheet(PDF) 12 Page - Texas Instruments

Part # REF5045
Description  ADS8881x 18-Bit, 1-MSPS, Serial Interface, microPower, Miniature, True-Differential Input, SAR Analog-to-Digital Converter
PDF  62 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI2 [Texas Instruments]
Direct Link  https://www.ti.com
Logo TI2 - Texas Instruments

REF5045 Datasheet(HTML) 12 Page - Texas Instruments

Back Button REF5045 Datasheet HTML 8Page - Texas Instruments REF5045 Datasheet HTML 9Page - Texas Instruments REF5045 Datasheet HTML 10Page - Texas Instruments REF5045 Datasheet HTML 11Page - Texas Instruments REF5045 Datasheet HTML 12Page - Texas Instruments REF5045 Datasheet HTML 13Page - Texas Instruments REF5045 Datasheet HTML 14Page - Texas Instruments REF5045 Datasheet HTML 15Page - Texas Instruments REF5045 Datasheet HTML 16Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 62 page
background image
1
2
17
18
CONVST
SCLK
DOUT 2
tsu-CK-CNV
19
20
35
36
D17
D16
D1
D0
D17
D16
D1
D0
DOUT 1,
DIN 2
D17
D16
D1
D0
1/fsample
tACQ
tconv-
max
th-CK-CNV
Device 2 Data
Device 1 Data
DIN 1 = LOW
tsu-DI-CK
12
ADS8881
SBAS547D – MAY 2013 – REVISED AUGUST 2015
www.ti.com
Product Folder Links: ADS8881
Submit Documentation Feedback
Copyright © 2013–2015, Texas Instruments Incorporated
8.8 Timing Requirements: Daisy-Chain
All specifications are at AVDD = 3 V, DVDD = 3 V, and over the operating free-air temperature range, unless otherwise noted.
MIN
TYP
MAX UNIT
tACQ
Acquisition time
290
ns
tconv
Conversion time
TA in the range -40°C to 85°C
500
710
ns
TA in the range 0°C to 70°C
500
700
tconv
Conversion time
500
ns
1/fsample
Time between conversions
1000
ns
tsu-CK-CNV
Setup time: SCLK valid to CONVST rising edge
5
ns
th-CK-CNV
Hold time: SCLK valid from CONVST rising edge
5
ns
tsu-DI-CNV
Setup time: DIN low to CONVST rising edge (see Figure 2)
7.5
ns
th-DI-CNV
Hold time: DIN low from CONVST rising edge (see Figure 63)
0
ns
tsu-DI-CK
Setup time: DIN valid to SCLK falling edge
1.5
ns
Figure 3. Daisy-Chain Operation: Two Devices
NOTE: Figure 3 shows the timing diagram for the Daisy-Chain Mode Without a Busy Indicator interface option.
However, the timing parameters specified in Timing Requirements: Daisy-Chain are also applicable for the Daisy-
Chain Mode With a Busy Indicator interface option, unless otherwise specified; see the Device Functional Modes
section for specific details for each interface option.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com