Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

R5F10366ASP Datasheet(PDF) 81 Page - Renesas Technology Corp

Part # R5F10366ASP
Description  True low-power platform (63 μA/MHz) for the general-purpose applications, with 1.8-V to 5.5-V operation, 2- to 16-Kbyte code flash memory, and 31 DMIPS at 24 MHz
PDF  114 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

R5F10366ASP Datasheet(HTML) 81 Page - Renesas Technology Corp

Back Button R5F10366ASP Datasheet HTML 77Page - Renesas Technology Corp R5F10366ASP Datasheet HTML 78Page - Renesas Technology Corp R5F10366ASP Datasheet HTML 79Page - Renesas Technology Corp R5F10366ASP Datasheet HTML 80Page - Renesas Technology Corp R5F10366ASP Datasheet HTML 81Page - Renesas Technology Corp R5F10366ASP Datasheet HTML 82Page - Renesas Technology Corp R5F10366ASP Datasheet HTML 83Page - Renesas Technology Corp R5F10366ASP Datasheet HTML 84Page - Renesas Technology Corp R5F10366ASP Datasheet HTML 85Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 81 / 114 page
background image
RL78/G12
3. ELECTRICAL SPECIFICATIONS (G: INDUSTRIAL APPLICATIONS TA = –40 to +105°C)
R01DS0193EJ0250 Rev.2.50
Jan 17, 2025
Page 81 of 109
(4) During communication at same potential (simplified I2C mode)
(TA = –40 to +105°C, 2.4 V ≤ VDD ≤ 5.5 V, VSS = 0 V)
Parameter
Symbol
Conditions
HS (high-speed main) Mode
Unit
MIN.
MAX.
SCLr clock frequency
fSCL
Cb = 100 pF, Rb = 3 k
Ω
100 Note 1
kHz
Hold time when SCLr = “L”
tLOW
Cb = 100 pF, Rb = 3 k
Ω
4600
ns
Hold time when SCLr = “H”
tHIGH
Cb = 100 pF, Rb = 3 k
Ω
4600
ns
Data setup time (reception)
tSU:DAT
Cb = 100 pF, Rb = 3 k
Ω
1/fMCK + 580 Note 2
ns
Data hold time (transmission)
tHD:DAT
Cb = 100 pF, Rb = 3 k
Ω
0
1420
ns
Notes 1.
The value must be equal to or less than fMCK/4.
2.
Set tSU:DAT so that it will not exceed the hold time when SCLr = “L” or SCLr = “H”.
Caution Select the N-ch open drain output (VDD tolerance) mode for SDAr by using port output mode register
h (POMh).
Simplified I2C mode connection diagram (during communication at same potential)
RL78
microcontroller
SDAr
SCLr
SDA
SCL
User's device
VDD
Rb
Simplified I2C mode serial transfer timing (during communication at same potential)
SDAr
tLOW
tHIGH
tHD:DAT
SCLr
tSU:DAT
1/fSCL
Remarks 1.
Rb [
Ω]:Communication line (SDAr) pull-up resistance
Cb [F]: Communication line (SCLr, SDAr) load capacitance
2.
r: IIC number (r = 00, 01, 11, 20), h: = POM number (h = 0, 1, 4, 5)
3.
fMCK: Serial array unit operation clock frequency
(Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode
register mn (SMRmn).
m: Unit number (m = 0, 1), n: Channel number (0, 1, 3))



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com