| Electronic Components Datasheet Search |
|
R5F10366ASP Datasheet(PDF) 90 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
R5F10366ASP Datasheet(HTML) 90 Page - Renesas Technology Corp |
|
90 / 114 page ![]() RL78/G12 3. ELECTRICAL SPECIFICATIONS (G: INDUSTRIAL APPLICATIONS TA = –40 to +105°C) R01DS0193EJ0250 Rev.2.50 Jan 17, 2025 Page 90 of 109 Simplified SPI (CSI) mode connection diagram (during communication at different potential) RL78 microcontroller SOp SCK SI User's device SIp SO Vb Rb SCKp <Slave> Simplified SPI (CSI) mode serial transfer timing (slave mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.) tKCY2 tKL2 tKH2 tSIK2 tKSI2 tKSO2 SIp SOp SCKp Input data Output data Remarks 1. Rb [ Ω]: Communication line (SOp) pull-up resistance, Cb [F]: Communication line (SOp) load capacitance, Vb [V]: Communication line voltage 2. p: CSI number (p = 00, 20), m: Unit number (m = 0, 1), n: Channel number (n = 0) 3. fMCK: Serial array unit operation clock frequency (Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn)) |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |