Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

R5F10366ASP Datasheet(PDF) 28 Page - Renesas Technology Corp

Part # R5F10366ASP
Description  True low-power platform (63 μA/MHz) for the general-purpose applications, with 1.8-V to 5.5-V operation, 2- to 16-Kbyte code flash memory, and 31 DMIPS at 24 MHz
PDF  114 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

R5F10366ASP Datasheet(HTML) 28 Page - Renesas Technology Corp

Back Button R5F10366ASP Datasheet HTML 24Page - Renesas Technology Corp R5F10366ASP Datasheet HTML 25Page - Renesas Technology Corp R5F10366ASP Datasheet HTML 26Page - Renesas Technology Corp R5F10366ASP Datasheet HTML 27Page - Renesas Technology Corp R5F10366ASP Datasheet HTML 28Page - Renesas Technology Corp R5F10366ASP Datasheet HTML 29Page - Renesas Technology Corp R5F10366ASP Datasheet HTML 30Page - Renesas Technology Corp R5F10366ASP Datasheet HTML 31Page - Renesas Technology Corp R5F10366ASP Datasheet HTML 32Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 28 / 114 page
background image
RL78/G12
2. ELECTRICAL SPECIFICATIONS (TA = –40 to +85°C)
R01DS0193EJ0250 Rev.2.50
Jan 17, 2025
Page 28 of 109
2.4 AC Characteristics
(TA = –40 to +85°C, 1.8 V ≤ VDD ≤ 5.5 V, VSS = 0 V)
Items
Symbol
Conditions
MIN.
TYP.
MAX.
Unit
Instruction cycle (minimum
instruction execution time)
TCY
Main system
clock (fMAIN)
operation
HS (High-
speed main)
mode
2.7 V
≤ VDD ≤ 5.5 V
0.04167
1
µs
2.4 V
≤ VDD < 2.7 V
0.0625
1
µs
LS (Low-
speed main)
mode
1.8 V
≤ VDD ≤ 5.5 V
0.125
1
µs
During self
programming
HS (High-
speed main)
mode
2.7 V
≤ VDD ≤ 5.5 V
0.04167
1
µs
2.4 V
≤ VDD < 2.7 V
0.0625
1
µs
LS (Low-
speed main)
mode
1.8 V
≤ VDD ≤ 5.5 V
0.125
1
µs
External main system clock
frequency
fEX
2.7 V
≤ VDD ≤ 5.5 V
1.0
20.0
MHz
2.4 V
≤ VDD < 2.7 V
1.0
16.0
MHz
1.8 V
≤ VDD < 2.4 V
1.0
8.0
MHz
External main system clock
input high-level width, low-
level width
tEXH, tEXL
2.7 V
≤ VDD ≤ 5.5 V
24
ns
2.4 V
≤ VDD < 2.7 V
30
ns
1.8 V
≤ VDD < 2.4 V
60
ns
TI00 to TI07 input high-level
width, low-level width
tTIH, tTIL
1/fMCK +
10
ns
TO00 to TO07 output
frequency
fTO
4.0 V
≤ VDD ≤ 5.5 V
12
MHz
2.7 V
≤ VDD < 4.0 V
8
MHz
1.8 V
≤ VDD < 2.7 V
4
MHz
PCLBUZ0, or PCLBUZ1
output frequency
fPCL
4.0 V
≤ VDD ≤ 5.5 V
16
MHz
2.7 V
≤ VDD < 4.0 V
8
MHz
1.8 V
≤ VDD < 2.7 V
4
MHz
INTP0 to INTP5 input high-
level width, low-level width
tINTH, tINTL
1
µs
KR0 to KR9 input available
width
tKR
250
ns
RESET low-level width
tRSL
10
µs
Remark
fMCK: Timer array unit operation clock frequency
(Operation clock to be set by the timer clock select register 0 (TPS0) and the CKS0n bit of timer mode
register 0n (TMR0n). n: Channel number (n = 0 to 7))



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com