6402 datasheet(87/250 Pages) INTEL

87 / 250 page

Intel® 6400/6402 Advanced Memory Buffer Datasheet

Clocking

8.9

Additional Clock Modes

8.9.1

Transparent Mode Clocking

In transparent mode, all input signals are registered in the core clock domain and all

outputs are driven from the output of registers clocked by core clock. In order to

achieve determinism on a tester in this mode, the feedback clock for the PLL is taken

from the end of the core clock tree. This makes all timing relative to the input reference

clock.

8.10

PLL Requirements

8.10.1

Jitter

The FBD link clocks are produced by a PLL that multiplies the SCLK frequency. See the

High Speed Differential Point-to-Point Link at 1.5 V for Fully Buffered DIMM

Specification and the Circuit Architecture Specifications for the DDR, FBD and PLL

custom I/Osfor more details.

8.10.2

PLL Bandwidth Requirements

The PLL -3dB loop bandwidth shall be between fREFCLK/18 and fREFCLK/6 with a 3dB

maximum peaking.

See the High Speed Differential Point-to-Point Link at 1.5 V for Fully Buffered DIMM

Specification and the Circuit Architecture Specifications for the DDR, FBD and PLL

custom I/Osfor more details.

8.10.3

External Reference

The PLL uses an external reference clock - described previously.

See the High Speed Differential Point-to-Point Link at 1.5 V for Fully Buffered DIMM

Specificationand the Circuit Architecture Specifications for the DDR, FBD and PLL

custom I/Os for more details.

SCL

SMBus clock

CKE[1:0]{A,B}

DDR clock enables

CLK[3:0]

DDR clocks

CLK[3:0]

DDR clocks (Complements)

DQS[17:0]

DDR data/check-bit strobes

DQS[17:0]

DDR data/check-bit strobes (Complements)

Table 8-3.

Clock Pins (Sheet 2 of 2)

Pin Name

Pin Description

6402 Datasheet(PDF) 87 Page - Intel Corporation

6402 Datasheet(HTML) 87 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL