6402 datasheet(22/250 Pages) INTEL

22 / 250 page

FBD Channel Interface

Intel® 6400/6402 Advanced Memory Buffer Datasheet

The definition for terms used in the are given below.

This is the unit interval on the FBD link. This is same as the

period of the FBD link bit-rate clock.

NB:

Northbound

SB:

Southbound

TRead_Latency: DRAM Parameter. TCAS + TAdditive_Latency

TAMB_Cmd_Delay

This value is very specific to an AMB implementation. This is the

time it takes for the command to be transferred from the FBD

receiver to the DDR I/O Cluster. This includes any differences

between the FBD frame clock and the DDR I/O clock that latches

the command into the DDR I/O cluster. This can be different for

different DRAM frequencies.

TAMB_Data_Delay

This value is very specific to an AMB implementation. This is the

minimum time it takes for the data that is returned from the

DRAMs to be transferred from the DDR I/O cluster to the FBD I/

O for transmission on the link. This includes any buffering and

clocking delays for the data within the chip. This can be

different for different DRAM frequencies.

TDimm_Cmd_Delay

This includes the delays for the command through the DDR I/O

cluster, differences between DDR I/O CMD Clock and DRAM

clock, any routing delays for the clock and command on the

Figure 2-1. Delays Through an AMB

SET

CLR

SB Frame Clock

SET

CLR

DDR IO CMD

Clock

DDR Command

AMB_Cmd_Delay

DRAMs

DRAM Clock

SET

CLR

Buffer/FIFO

Data

DQS

SET

CLR

DRAM Data

NB Frame Clock

AMB_Data_Delay

Dimm_Cmd_Delay

Dimm_Data_Delay

6402 Datasheet(PDF) 22 Page - Intel Corporation

6402 Datasheet(HTML) 22 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL