6402 datasheet(42/250 Pages) INTEL

42 / 250 page

Electrical, Power, and Thermal

Intel® 6400/6402 Advanced Memory Buffer Datasheet

Idd_Active_

Active Power, data pass

through

L0 state.

50% DRAM BW to downstream

DIMM, 67% read, 33% write.

Primary and Secondary

channels enabled

CKE high. Command and

address lines stable.

DRAM clock active.

@1.5 V

2.9

3.2

3.3

3.7

@1.8 V

0.9

@3.3 V

Idd_Active_2 Total Power

5.5

6.1

Idd_Training

(for AMB

spec, Not in

SPD)

Training

Primary and Secondary

channels enabled.

100% toggle on all channel

lanes

DRAMs idle. 0 BW.

CKE high, Command and

address lines stable.

DRAM clock active.

@1.5 V

3.5

4.0

@1.8 V

0.9

@3.3 V

Idd_Training Total Power

Idd_IBIST

(for AMB

spec, Not in

SPD)

IBIST

Over all IBIST modes

DRAM Idle (0 BW)

Primary channel Enabled

Secondary channel Enabled

CKE high. Command and

Address lines stable

DRAM clock active

@1.5 V

3.8

4.5

@1.8 V

0.9

@3.3 V

Idd_IBIST Total Power

Idd_MemBI

(for AMB

spec, Not in

SPD)

MemBIST

Over all MemBIST modes

>50% DRAM BW (as dictated

by the AMB)

Primary channel Enabled

Secondary channel Enabled

CKE high. Command and

Address lines stable

DRAM clock active

@1.5 V

3.3

3.8

@1.8 V

2.4

@3.3 V

Idd_MemBIST Total Power

Table 4-4.

Power Values for x4 DIMMs (Sheet 2 of 3)

533 MHz

667 MHz

Symbol

Conditions

Power

Supply

Thermal

Design

Max

Current

Thermal

Design

Max

Current

Units

6402 Datasheet(PDF) 42 Page - Intel Corporation

6402 Datasheet(HTML) 42 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL