Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

WM8961GEFL/V Datasheet(PDF) 72 Page - Wolfson Microelectronics plc

Part # WM8961GEFL/V
Description  Ultra-Low Power Stereo CODEC with 1W Stereo Class D Speaker Drivers and Ground Referenced Headphone Drivers
PDF  116 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  WOLFSON [Wolfson Microelectronics plc]
Direct Link  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8961GEFL/V Datasheet(HTML) 72 Page - Wolfson Microelectronics plc

Back Button WM8961GEFL/V Datasheet HTML 68Page - Wolfson Microelectronics plc WM8961GEFL/V Datasheet HTML 69Page - Wolfson Microelectronics plc WM8961GEFL/V Datasheet HTML 70Page - Wolfson Microelectronics plc WM8961GEFL/V Datasheet HTML 71Page - Wolfson Microelectronics plc WM8961GEFL/V Datasheet HTML 72Page - Wolfson Microelectronics plc WM8961GEFL/V Datasheet HTML 73Page - Wolfson Microelectronics plc WM8961GEFL/V Datasheet HTML 74Page - Wolfson Microelectronics plc WM8961GEFL/V Datasheet HTML 75Page - Wolfson Microelectronics plc WM8961GEFL/V Datasheet HTML 76Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 72 / 116 page
background image
WM8961
Pre-Production
w
PP, August 2009, Rev 3.1
72
AUTOMATIC MODE V’S MANUAL MODE CLOCK CONFIGURATION
The clock configuration for the WM8961 can be set automatically or manually (default). The mode of
operation is set by MANUAL_MODE, R30[0].
In manual mode the user must configure all the clock registers (described in the following paragraphs)
manually.
In automatic mode, SAMPLE_RATE and CLK_SYS_RATE are used to configure the following
registers automatically: CLK_256_DIV, CLK_TO_DIV, ADCDIV, DACDIV, CLK_DCS_DIV and
DCLKDIV. The BCLKDIV and LRCLK_RATE still require to be set manually in this mode.
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
R30 (1Eh)
Clocking 3
0
MANUAL_MODE
1
Manual clock configuration Enable
0 = When low, use SAMPLE_RATE & CLK_SYS_RATE to
allow automatic configuration of system clock dividers.
Excludes master mode audio interface clocks.
1 = manual configuration of system clock dividers.
6:1
CLK_256K_DIV[5:0]
10111
256kHz clock divider setting
000000 : SYSCLK/1
000001 : SYSCLK/2
…
101111 : SYSCLK/48 (default)
…
111110 : SYSCLK/63
111111 : SYSCLK/64
R27 (1Bh)
Additional
Control (3)
2:0
SAMPLE_RATE[2:0]
000
Sample Rate Control for ALC and automatic configuration
000 : 44.1k/48k
001 : 32k
010 : 22.05k/24k
011 : 16k
100 : 11.25k/12k
101 : 8k
110-111 : reserved
R56 (38h)
Clocking 4
4:1
CLK_SYS_RATE[3:0]
0011
Specifies the rate of SYSCLK with respect to the sample
rate.
0000 : 64*fs
0001 : 128*fs
0010 : 192*fs
0011 : 256*fs
0100 : 384*fs
0101 : 512*fs
0110 : 768*fs
0111 : 1024 *fs
1000 : 1408*fs
1001: 1536*fs
1010 -> 1111 : reserved
Table 52 Clock Configuration: Automatic v’s Manual



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com