Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

ADSP-BF607 Datasheet(PDF) 83 Page - Analog Devices

Part # ADSP-BF607
Description  Blackfin Dual Core Embedded Processor
PDF  112 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

ADSP-BF607 Datasheet(HTML) 83 Page - Analog Devices

Back Button ADSP-BF607 Datasheet HTML 79Page - Analog Devices ADSP-BF607 Datasheet HTML 80Page - Analog Devices ADSP-BF607 Datasheet HTML 81Page - Analog Devices ADSP-BF607 Datasheet HTML 82Page - Analog Devices ADSP-BF607 Datasheet HTML 83Page - Analog Devices ADSP-BF607 Datasheet HTML 84Page - Analog Devices ADSP-BF607 Datasheet HTML 85Page - Analog Devices ADSP-BF607 Datasheet HTML 86Page - Analog Devices ADSP-BF607 Datasheet HTML 87Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 83 / 112 page
background image
Rev. 0
|
Page 83 of 112
|
June 2013
ADSP-BF606/ADSP-BF607/ADSP-BF608/ADSP-BF609
Serial Peripheral Interface (SPI) Port—Master Timing
Table 51 and Figure 35 describe SPI port master operations.
Note that:
• In dual mode data transmit the SPI_MISO signal is also an
output.
• In quad mode data transmit the SPI_MISO, SPI_D2, and
SPI_D3 signals are also outputs.
• In dual mode data receive the SPI_MOSI signal is also an
input.
• In quad mode data receive the SPI_MOSI, SPI_D2, and
SPI_D3 signals are also inputs.
Table 51. Serial Peripheral Interface (SPI) Port—Master Timing
Parameter
VDD_EXT
1.8V/3.3V Nominal
Min
Max
Unit
Timing Requirements
tSSPIDM
Data Input Valid to SPI_CLK Edge (Data Input Setup)
3.2
ns
tHSPIDM
SPI_CLK Sampling Edge to Data Input Invalid
1.2
ns
Switching Characteristics
tSDSCIM
SPI_SEL low to First SPI_CLK Edge1
[0.5 × tSCLK1 – 2] or [5]
ns
tSPICHM
SPI_CLK High Period for Data Transmit
1
[0.5 × tSCLK1 – 1] or [5]
ns
SPI_CLK High Period for Data Receive1
[0.5 × tSCLK1 – 1] or [5]
ns
tSPICLM
SPI_CLK Low Period for Data Transmit
1
[0.5 × tSCLK1 – 1] or [5]
ns
SPI_CLK Low Period for Data Receive1
[0.5 × tSCLK1 – 1] or [5]
ns
tSPICLK
SPI_CLK Period for Data Transmit
1
[tSCLK1 – 1] or [12]
ns
SPI_CLK Period for Data Receive1
[tSCLK1 – 1] or [13.33]
ns
tHDSM
Last SPI_CLK Edge to SPI_SEL High
2 × tSCLK1 –1
ns
tSPITDM
Sequential Transfer Delay
1
[0.5 × tSCLK1 – 1] or [5]
ns
tDDSPIDM
SPI_CLK Edge to Data Out Valid (Data Out Delay)
2.6
ns
tHDSPIDM
SPI_CLK Edge to Data Out Invalid (Data Out Hold)
–1
ns
1 Whichever is greater.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com