 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
TNETV1647GSTZWT Datasheet(PDF) 80 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
TNETV1647GSTZWT Datasheet(HTML) 80 Page - Texas Instruments |
|
|
80 / 236 page  TMS320DM6441 SPRS359E – SEPTEMBER 2006 – REVISED AUGUST 2010 www.ti.com 3.5.6.4 ATA, EMIFA, UART1, SPI, and GPIO Pin Multiplexing The ATA peripheral shares pins with the EMIFA and UART1 as seen in Table 3-21. If ATA pin functionality is enabled by setting the ATAEN bit field, the ATA module will drive the EMIFA data and control pins. Enabling UART1 disables the use of the ATA DMARQ and DMACK signals and thus only allows the ATA module to use PIO mode. The ATA HDDIR buffer direction control bit field works in conjunction with the HDIREN enable bit field to allow the ATA pins to still be used as a GPIO or SPI_EN1 if the buffer is not being used (i.e. for compact flash). This multiplexing is shown in Table 3-22. When ATAEN=0 and HDIREN=1 it indicates that the ATA interface has been disabled so that the EMIFA can be used, but the ATA buffers are still present. HDDIR is driven low in this situation to ensure that the ATA buffers drive away from DM6441 and don’t cause bus contention with the EMIFA. Note that switching between EMIFA and ATA (clearing or setting ATAEN) must be carefully performed to prevent bus contention. Since the ATA device can be a bus master, software must ensure that all outstanding DMA requests have completed before clearing the ATAEN bit. Table 3-21. ATA, EMIFA, and GPIO Pin Multiplexing Control(1) PINMUX0 REGISTER MULTIPLEXED PINS BIT FIELD EM_BA[1]/ EM_A[0]/ EM_D[15:0]/ GPIO[50]/ GPIO[51]/ EM_R/W EM_BA[0]/ EM_WAIT/ DIOR/ DIOW/ ATAEN GPIO[52]/ GPIO[53]/ DD[15:0] ATA_CS0 ATA_CS1 INTRQ ATA0 IORDY EM_OE EM_WE ATA1 ATA2 GPIO[50] GPIO[51] EM_R/W EM_BA[0] EM_WAIT EM_OE EM_WE EM_BA[1]/ EM_A[0]/ EM_D[15:0] 0 GPIO[52](2) GPIO[53](2) 1 ATA_CS0 ATA_CS1 INTRQ ATA0 IORDY DIOR DIOW ATA1 ATA2 DD[15:0] (1) This table assumes that the HPIEN bit in the PINMUX0 register is "0". (2) This pin shares GPIO functionality set by AEAW[4:0] as shown in Table 3-9. Table 3-22. ATA, EMIFA, UART1, SPI, and GPIO Pin Multiplexing PINMUX0 AND PINMUX1 REGISTER BIT FIELDS MULTIPLEXED PINS SPI_EN1/ UART_TXD1/ UART_RXD1/ ATAEN UART1 HDIREN SPI HDDIR/ DMACK DMARQ GPIO[42] 0 0 0 0 DMACK DMARQ GPIO[42] 0 0 0 1 DMACK DMARQ SPI_EN1 0 0 1 - DMACK DMARQ Driven Low 0 1 0 0 UART_TXD1 UART_RXD1 GPIO[42] 0 1 0 1 UART_TXD1 UART_RXD1 SPI_EN1 0 1 1 - UART_TXD1 UART_RXD1 Driven Low 1 0 0 0 DMACK DMARQ GPIO[42]x 1 0 0 1 DMACK DMARQ SPI_EN1x 1 0 1 - DMACK DMARQ HDDIR 1 1 0 0 UART_TXD1 UART_RXD1 GPIO[42]x 1 1 0 1 UART_TXD1 UART_RXD1 SPI_EN1x 1 1 1 - UART_TXD1 UART_RXD1 HDDIR 80 Device Configurations Copyright © 2006–2010, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Link(s): TMS320DM6441 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
