| Electronic Components Datasheet Search |
|
ST7DALIF2 Datasheet(PDF) 76 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST7DALIF2 Datasheet(HTML) 76 Page - STMicroelectronics |
|
76 / 171 page ![]() 12-bit autoreload timer 2 (AT2) ST7DALIF2 76/171 Figure 37. Block diagram of break function 14.3.4 Input capture The 12-bit ATICR register is used to latch the value of the 12-bit free running upcounter after a rising or falling edge is detected on the ATIC pin. When an input capture occurs, the ICF bit is set and the ATICR register contains the value of the free running upcounter. An IC interrupt is generated if the ICIE bit is set. The ICF bit is reset by reading the ATICR register when the ICF bit is set. The ATICR is a read only register and always contains the free running upcounter value which corresponds to the most recent input capture. Any further input capture is inhibited while the ICF bit is set. Figure 38. Input capture timing diagram PWM0 PWM1 PWM2 PWM3 1 0 PWM0 PWM1 PWM2 PWM3 BREAKCR Register BREAK pin PWM counter -> Reset value ARR & DCRx -> Reset value PWM Mode -> Reset value When BA is set: (Active Low) (Inverters) Note: The BREAK pin value is latched by the BA bit. PWM0 PWM1 PWM2 PWM3 BPEN BA COUNTER t 01h fCOUNTER xxh 02h 03h 04h 05h 06h 07h 04h ATIC PIN ICF FLAG ICR REGISTER INTERRUPT 08h 09h 0Ah INTERRUPT ATICR READ 09h |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |