Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

ST7DALIF2 Datasheet(PDF) 38 Page - STMicroelectronics

Part # ST7DALIF2
Description  Configurable watchdog timer
PDF  171 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST7DALIF2 Datasheet(HTML) 38 Page - STMicroelectronics

Back Button ST7DALIF2 Datasheet HTML 34Page - STMicroelectronics ST7DALIF2 Datasheet HTML 35Page - STMicroelectronics ST7DALIF2 Datasheet HTML 36Page - STMicroelectronics ST7DALIF2 Datasheet HTML 37Page - STMicroelectronics ST7DALIF2 Datasheet HTML 38Page - STMicroelectronics ST7DALIF2 Datasheet HTML 39Page - STMicroelectronics ST7DALIF2 Datasheet HTML 40Page - STMicroelectronics ST7DALIF2 Datasheet HTML 41Page - STMicroelectronics ST7DALIF2 Datasheet HTML 42Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 38 / 171 page
background image
Supply, reset and clock management
ST7DALIF2
38/171
9.6
Reset sequence manager (RSM)
9.6.1
Introduction
The reset sequence manager includes three RESET sources as shown in Figure 14:
●
External RESET source pulse
●
Internal LVD RESET (Low Voltage Detection)
●
Internal WATCHDOG RESET
Note:
A reset can also be triggered following the detection of an illegal opcode or prebyte code.
Refer to Section 19.2 for further details.
These sources act on the RESET pin and it is always kept low during the delay phase.
The RESET service routine vector is fixed at addresses FFFEh-FFFFh in the ST7 memory
map.
The basic RESET sequence consists of 3 phases as shown in Figure 13:
●
Active Phase depending on the RESET source
●
256 or 4096 CPU clock cycle delay (see table below)
●
RESET vector fetch
The 256 or 4096 CPU clock cycle delay allows the oscillator to stabilise and ensures that
recovery has taken place from the Reset state. The shorter or longer clock cycle delay is
automatically selected depending on the clock source chosen by option byte:
The RESET vector fetch phase duration is 2 clock cycles.
Caution:
When the ST7 is unprogrammed or fully erased, the Flash is blank and the RESET vector is
not programmed. For this reason, it is recommended to keep the RESET pin in low state
until programming mode is entered, in order to avoid unwanted behavior.
If the PLL is enabled by option byte, it outputs the clock after an additional delay of tSTARTUP
(see Figure 11).
Figure 13.
RESET sequence phases
Table 11.
Oscillator delay
Clock source
CPU clock
cycle delay
Internal RC Oscillator
256
External clock (connected to CLKIN pin)
256
External Crystal/Ceramic Oscillator
(connected to OSC1/OSC2 pins)
4096
RESET
Active Phase
INTERNAL RESET
256 or 4096 CLOCK CYCLES
FETCH
VECTOR



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com