ST7DALIF2 datasheet(46/171 Pages) STMICROELECTRONICS

46 / 171 page

Interrupts

ST7DALIF2

46/171

An external interrupt triggered on edge will be latched and the interrupt request

automatically cleared upon entering the interrupt service routine.

Caution:

The type of sensitivity defined in the External interrupt control register (EICR) applies to the

ei source. In case of a NANDed source (as described in Section 12: I/O ports), a low level

on an I/O pin configured as input with interrupt, masks the interrupt request even in case of

rising-edge sensitivity.

10.3

Peripheral interrupts

Different peripheral interrupt flags in the status register are able to cause an interrupt when

they are active if both:

●

The I bit of the CC register is cleared.

●

The corresponding enable bit is set in the control register.

If any of these two conditions is false, the interrupt is latched and thus remains pending.

Clearing an interrupt request is done by:

●

Writing “0” to the corresponding bit in the status register or

●

Access to the status register while the flag is set followed by a read or write of an

associated register.

Note:

The clearing sequence resets the internal latch. A pending interrupt (i.e. waiting for being

enabled) will therefore be lost if the clear sequence is executed.

Figure 19.

Interrupt processing flowchart

I BIT SET?

IRET?

FROM RESET

LOAD PC FROM INTERRUPT VECTOR

STACK PC, X, A, CC

SET I BIT

FETCH NEXT INSTRUCTION

EXECUTE INSTRUCTION

THIS CLEARS I BIT BY DEFAULT

RESTORE PC, X, A, CC FROM STACK

INTERRUPT

PENDING?

ST7DALIF2 Datasheet(PDF) 46 Page - STMicroelectronics

ST7DALIF2 Datasheet(HTML) 46 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL