Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

MCP47CMB02 Datasheet(PDF) 17 Page - Microchip Technology

Part # MCP47CMB02
Description  8/10/12-Bit Digital-to-Analog Converters, 1 LSb INL Single/Dual Voltage Outputs with I2C Interface
PDF  124 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

MCP47CMB02 Datasheet(HTML) 17 Page - Microchip Technology

Back Button MCP47CMB02 Datasheet HTML 13Page - Microchip Technology MCP47CMB02 Datasheet HTML 14Page - Microchip Technology MCP47CMB02 Datasheet HTML 15Page - Microchip Technology MCP47CMB02 Datasheet HTML 16Page - Microchip Technology MCP47CMB02 Datasheet HTML 17Page - Microchip Technology MCP47CMB02 Datasheet HTML 18Page - Microchip Technology MCP47CMB02 Datasheet HTML 19Page - Microchip Technology MCP47CMB02 Datasheet HTML 20Page - Microchip Technology MCP47CMB02 Datasheet HTML 21Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 17 / 124 page
background image
 2018-2019 Microchip Technology Inc.
DS20006089B-page 17
MCP47CXBXX
1.2
I2C Mode Timing Waveforms and Requirements
FIGURE 1-3:
Power-on and Brown-out Reset Waveforms.
FIGURE 1-4:
I2C Power-Down Command Timing.
VDD
tBORD
VOUT
VBOR
VOUT at High-Z
SPI Interface is Operational
VPOR
tPOR2SIA = tPOR2OD
SDA
SCL
ACK
Stop
Start
ACK
VOUT
tPDD
tPDE
TABLE 1-3:
RESET TIMING
Timing Characteristics
Standard Operating Conditions (unless otherwise specified):
Operating Temperature: -40°C
 TA  +125°C (Extended)
All parameters apply across the specified operating ranges unless noted.
VDD = +2.7V to 5.5V, VSS =0V, RL =2 k from VOUT to GND, CL =100 pF.
Typical specifications represent values for VDD =5.5V, TA = +25°C.
Parameters
Sym.
Min.
Typ. Max. Units
Conditions
Power-on Reset Delay(1)
tPOR2SIA
—
—
130
µs
Single
Monitor ACK bit response to ensure
the device responds to command
—
—
145
Dual
Brown-out Reset Delay
tBORD
—30
—
µs
VDD transitions from VDD(MIN)  > VPOR,
VOUT driven to VOUT disabled
Power-Down Output
Enable Time Delay
TPDE
—
1.5
—
µs
PDxB:PDxA = 11, 10, or 01  00 started from
the rising edge of the SCL at the end of the 8th
clock cycle, Volatile DAC register = FFFh,
VOUT =10mV, VOUT not connected
Power-Down Output
Disable Time Delay
TPDD
—
0.025
—
µs
PDxB:PDxA = 00 11, 10 or 01 started from
the rising edge of the SCL at the end of the
8th clock cycle, VOUT =VOUT –10mV,
VOUT not connected
Note 1 Not tested. This parameter is ensured by characterization.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com