Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

68HC705JB4 Datasheet(PDF) 64 Page - Freescale Semiconductor, Inc

Part # 68HC705JB4
Description  68HC05JB4
PDF  134 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

68HC705JB4 Datasheet(HTML) 64 Page - Freescale Semiconductor, Inc

Back Button 68HC705JB4 Datasheet HTML 60Page - Freescale Semiconductor, Inc 68HC705JB4 Datasheet HTML 61Page - Freescale Semiconductor, Inc 68HC705JB4 Datasheet HTML 62Page - Freescale Semiconductor, Inc 68HC705JB4 Datasheet HTML 63Page - Freescale Semiconductor, Inc 68HC705JB4 Datasheet HTML 64Page - Freescale Semiconductor, Inc 68HC705JB4 Datasheet HTML 65Page - Freescale Semiconductor, Inc 68HC705JB4 Datasheet HTML 66Page - Freescale Semiconductor, Inc 68HC705JB4 Datasheet HTML 67Page - Freescale Semiconductor, Inc 68HC705JB4 Datasheet HTML 68Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 64 / 134 page
background image
GENERAL RELEASE SPECIFICATION
February 24, 1999
MOTOROLA
16-BIT TIMER
MC68HC05JB4
9-8
REV 2
A software example of this procedure is shown below.
9.5
TIMER CONTROL REGISTER (TCR)
The timer control register is shown in Figure 9-10 performs the following func-
tions:
•
Enables input capture interrupts
•
Enables output compare interrupts
•
Enables timer overflow interrupts
•
Control the active edge polarity of the ICAP1 signal on pin PB0/ICAP1
Reset clears all the bits in the TCR with the exception of the IEDG bit which is
unaffected.
ICIE - INPUT CAPTURE INTERRUPT ENABLE
This read/write bit enables interrupts caused by an active signal on the PB0/
ICAP1 pin. Reset clears the ICIE bit.
1 =
Input capture interrupts enabled.
0 =
Input capture interrupts disabled.
OCIE - OUTPUT COMPARE INTERRUPT ENABLE
This read/write bit enables interrupts caused by a successful compare between
the timer counter and the output compare registers. Reset clears the OCIE bit.
1 =
Output compare interrupts enabled.
0 =
Output compare interrupts disabled.
TOIE - TIMER OVERFLOW INTERRUPT ENABLE
This read/write bit enables interrupts caused by a timer overflow. Reset clears
the TOIE bit.
1 =
Timer overflow interrupts enabled.
0 =
Timer overflow interrupts disabled.
9B
...
...
B7
B6
BF
...
...
9A
16
13
17
SEI
...
...
STA
LDA
STX
...
...
CLI
OCRH
TSR
OCRL
DISABLE INTERRUPTS
.....
.....
INHIBIT OUTPUT COMPARE
ARM OCF FLAG FOR CLEARING
READY FOR NEXT COMPARE, OCF CLEARED
.....
.....
ENABLE INTERRUPTS
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
TCR
R
ICIE
OCIE
TOIE
000
IEDG
0
$0012
W
reset:
000000
Unaffected
0
Figure 9-10. Timer Control Register (TCR)
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com