| Electronic Components Datasheet Search |
|
DSPIC33EP128GS708 Datasheet(PDF) 235 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
DSPIC33EP128GS708 Datasheet(HTML) 235 Page - Microchip Technology |
|
235 / 484 page ![]() 2016-2018 Microchip Technology Inc. DS70005258C-page 235 dsPIC33EPXXXGS70X/80X FAMILY To set up the SPIx module for the Enhanced Buffer Master mode of operation: 1. If using interrupts: a) Clear the interrupt flag bits in the respective IFSx register. b) Set the interrupt enable bits in the respective IECx register. c) Write the SPIxIP bits in the respective IPCx register. 2. Write the desired settings to the SPIxCON1L, SPIxCON1H and SPIxCON2L registers with MSTEN (SPIxCON1L<5>) = 1. 3. Clear the SPIROV bit (SPIxSTATL<6>). 4. Select Enhanced Buffer mode by setting the ENHBUF bit (SPIxCON1L<0>). 5. Enable SPIx operation by setting the SPIEN bit (SPIxCON1L<15>). 6. Write the data to be transmitted to the SPIxBUFL and SPIxBUFH registers. Transmis- sion (and reception) will start as soon as data is written to the SPIxBUFL and SPIxBUFH registers. To set up the SPIx module for the Enhanced Buffer Slave mode of operation: 1. Clear the SPIxBUFL and SPIxBUFH registers. 2. If using interrupts: a) Clear the interrupt flag bits in the respective IFSx register. b) Set the interrupt enable bits in the respective IECx register. c) Write the SPIxIP bits in the respective IPCx register to set the interrupt priority. 3. Write the desired settings to the SPIxCON1L, SPIxCON1H and SPIxCON2L registers with the MSTEN bit (SPIxCON1L<5>) = 0. 4. Clear the SMP bit. 5. If the CKE bit is set, then the SSEN bit must be set, thus enabling the SSx pin. 6. Clear the SPIROV bit (SPIxSTATL<6>). 7. Select Enhanced Buffer mode by setting the ENHBUF bit (SPIxCON1L<0>). 8. Enable SPIx operation by setting the SPIEN bit (SPIxCON1L<15>). FIGURE 18-2: SPIx MODULE BLOCK DIAGRAM (ENHANCED MODE) Read Write Internal Data Bus SDIx SDOx SSx/FSYNC SCKx MSb Shift Control Edge Select Enable Master Clock Transmit SPIxRXB Peripheral Clock REFO MCLKEN SPIxRXSR URDTEN 1 0 TXELM<5:0> = 6’b0 MSb Baud Rate Generator SSx & FSYNC Control Clock Control SPIxTXSR Clock Control Receive SPIxURDT SPIxTXB Edge Select |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |