Z8F082ASH020SC datasheet(108/244 Pages) ZILOG

108 / 244 page

PS024705-0405

P R E L I M I N A R Y

UART

Z8 Encore! XP® F08xA Seriess

Product Specification

4. Executes the IRET instruction to return from the interrupt-service routine and await

more data.

Clear To Send (CTS) Operation

The CTS pin, if enabled by the CTSE bit of the UART Control 0 register, performs flow

control on the outgoing transmit datastream. The Clear To Send (CTS) input pin is sam-

pled one system clock before beginning any new character transmission. To delay trans-

mission of the next data character, an external receiver must deassert CTS at least one

system clock cycle before a new data transmission begins. For multiple character trans-

missions, this action is typically performed during Stop Bit transmission. If CTS deasserts

in the middle of a character transmission, the current character is sent completely.

MULTIPROCESSOR (9-bit) Mode

The UART has a MULTIPROCESSOR (9-bit) mode that uses an extra (9th) bit for selec-

tive communication when a number of processors share a common UART bus. In MULTI-

PROCESSOR mode (also referred to as 9-Bit mode), the multiprocessor bit (MP) is

transmitted immediately following the 8-bits of data and immediately preceding the Stop

bit(s) as illustrated in Figure 12. The character format is:

Figure 12.UART Asynchronous MULTIPROCESSOR Mode Data Format

In MULTIPROCESSOR (9-bit) mode, the Parity bit location (9th bit) becomes the Multi-

processor control bit. The UART Control 1 and Status 1 registers provide MULTIPRO-

CESSOR (9-bit) mode control and status information. If an automatic address matching

scheme is enabled, the UART Address Compare register holds the network address of the

device.

MULTIPROCESSOR (9-bit) Mode Receive Interrupts

When MULTIPROCESSOR mode is enabled, the UART only processes frames addressed

to it. The determination of whether a frame of data is addressed to the UART can be made

in hardware, software or some combination of the two, depending on the multiprocessor

configuration bits. In general, the address compare feature reduces the load on the CPU,

because it does not require access to the UART when it receives data directed to other

Start

Bit0

Bit1

Bit2

Bit3

Bit4

Bit5

Bit6

Bit7

Data Field

lsb

msb

Idle State

of Line

Stop Bit(s)

Z8F082ASH020SC Datasheet(PDF) 108 Page - Zilog, Inc.

Z8F082ASH020SC Datasheet(HTML) 108 Page - Zilog, Inc.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL