XM014035B datasheet(86/101 Pages) XMOS

86 / 101 page

XU6--FB6 Datasheet

D.6 Padcontrol LPDDR WE_N

PADCTRL_WE_N 0xD003

When LPDDR is enabled, this register controls the PAD properties for the WE_N pin

Bits

Perm

Init

Description

Identier

Reserved

Set to to enable the schmitt trigger

PADCTRL_SCHMITT_TRIGGER_ENABLE

Set to to enable slew-rate control

PADCTRL_SLEW_RATE_CONTROL

Pad drive strength:

for mA;

for 8 mA; or

for

mA.

PADCTRL_DRIVE_STRENGTH

Pull resistor:

for none;

for weak pull-up;

for weak pull-down; or

for weak bus-keep.

PADCTRL_PULL

Set to to enable the input receiver

PADCTRL_RECEIVER_ENABLE

xD:

Padcontrol

LPDDR WE_N

Padcontrol LPDDR CAS_N

PADCTRL_CAS_N 0xD004

When LPDDR is enabled, this register controls the PAD properties for the CAS_N pin

Bits

Perm

Init

Description

Identier

Reserved

Set to to enable the schmitt trigger

PADCTRL_SCHMITT_TRIGGER_ENABLE

Set to to enable slew-rate control

PADCTRL_SLEW_RATE_CONTROL

Pad drive strength:

for mA;

for 8 mA; or

for

mA.

PADCTRL_DRIVE_STRENGTH

Pull resistor:

for none;

for weak pull-up;

for weak pull-down; or

for weak bus-keep.

PADCTRL_PULL

Set to to enable the input receiver

PADCTRL_RECEIVER_ENABLE

xD:

Padcontrol

LPDDR CAS_N

D.8 Padcontrol LPDDR RAS_N

PADCTRL_RAS_N 0xD005

When LPDDR is enabled, this register controls the PAD properties for the RAS_N pin

XM014035B Datasheet(PDF) 86 Page - Xmos Ltd.

XM014035B Datasheet(HTML) 86 Page - Xmos Ltd.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL