Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

XM014035B Datasheet(PDF) 81 Page - Xmos Ltd.

Part # XM014035B
Description  XCore - Microcontroller IC 32-Bit 16-Core 2400MIPs 8KB (8K x 8) OTP 265-FBGA (14x14)
PDF  101 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  XMOS [Xmos Ltd.]
Direct Link  https://www.xmos.ai/
Logo XMOS - Xmos Ltd.

XM014035B Datasheet(HTML) 81 Page - Xmos Ltd.

Back Button XM014035B Datasheet HTML 77Page - Xmos Ltd. XM014035B Datasheet HTML 78Page - Xmos Ltd. XM014035B Datasheet HTML 79Page - Xmos Ltd. XM014035B Datasheet HTML 80Page - Xmos Ltd. XM014035B Datasheet HTML 81Page - Xmos Ltd. XM014035B Datasheet HTML 82Page - Xmos Ltd. XM014035B Datasheet HTML 83Page - Xmos Ltd. XM014035B Datasheet HTML 84Page - Xmos Ltd. XM014035B Datasheet HTML 85Page - Xmos Ltd. Next Button
Zoom Inzoom in Zoom Outzoom out
 81 / 101 page
background image
XU6--FB6 Datasheet
Bits
Perm
Init
Description
Identier
:
RO
-
Reserved
6
RW
MIPI shim cong sel debug
MIPI_SHIM_CFG0_SEL_DEBUG
RW
MIPI shim cong sel debug out
MIPI_SHIM_CFG0_SEL_DEBUG_OUT
RO
-
Reserved
RW
Set to to offset the output pixels with -x8 (for 8-bit outputs) or -
x8
(for 6-bit outputs). This can be used to make unsigned data
signed around zero.
MIPI_SHIM_BIAS
RW
Set to to add an extra data byte after every RGB6 or RGB888 pixel.
This will align pixels to a
-bit word.
MIPI_SHIM_DEMUX_STUFF
:6
RW
Species how the demultiplexer operates. The modes supported are
to6, to6, to6, rgb6to888, rgb888to888.
MIPI_SHIM_CFG0_PIXEL_DEMUX_MODE
:8
RW
This eld needs to be set to the CSI- packet type that needs to be
demuxed. Only packets with a matching type are demultiplexed.
MIPI_SHIM_CFG0_PIXEL_DEMUX_DATATYPE
:
RO
-
Reserved
RW
Set to to enable the MIPI shim to demultiplex data according to the
demux mode and stuff elds. Demuxing is only applied to packets that
have the correct datatype.
MIPI_SHIM_CFG0_PIXEL_DEMUX_EN
xEF:
MIPI shim
conguration
D.
LPDDR enable IID transactions
LPDDR_IID_ENABLE 0xC000
This register is used to enable one or more threads to route its requests through specied
queues. There are three queues (one read-only queue, RO, and two read-write queues,
RW/RW) and for each thread instruction accesses and data accesses can be routed
through specied queues.
Bits
Perm
Init
Description
Identier
:6
RO
-
Reserved
:
RW
Two 8-bit masks, one bit per thread. Top eight bits enable instructions
to be routed through a specied queue, bottom eight bits enable data
to be routed through a specied queue.
LPDDR_IID_ENABLE
xC:
LPDDR enable
IID
transactions
D.
LPDDR queue assignment for data
LPDDR_IID_0_7 0xC001
For each thread, this register species which queue a data access should be routed
through.
8



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com