Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

XM014035B Datasheet(PDF) 72 Page - Xmos Ltd.

Part # XM014035B
Description  XCore - Microcontroller IC 32-Bit 16-Core 2400MIPs 8KB (8K x 8) OTP 265-FBGA (14x14)
PDF  101 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  XMOS [Xmos Ltd.]
Direct Link  https://www.xmos.ai/
Logo XMOS - Xmos Ltd.

XM014035B Datasheet(HTML) 72 Page - Xmos Ltd.

Back Button XM014035B Datasheet HTML 68Page - Xmos Ltd. XM014035B Datasheet HTML 69Page - Xmos Ltd. XM014035B Datasheet HTML 70Page - Xmos Ltd. XM014035B Datasheet HTML 71Page - Xmos Ltd. XM014035B Datasheet HTML 72Page - Xmos Ltd. XM014035B Datasheet HTML 73Page - Xmos Ltd. XM014035B Datasheet HTML 74Page - Xmos Ltd. XM014035B Datasheet HTML 75Page - Xmos Ltd. XM014035B Datasheet HTML 76Page - Xmos Ltd. Next Button
Zoom Inzoom in Zoom Outzoom out
 72 / 101 page
background image
XU6--FB6 Datasheet
This is achieved by running the PLL with a divider F for the rst part of the fractional
period, and then F + 1 for the remainder of the period. The period is measured in input
clocks divided by R + 1.
Bits
Perm
Init
Description
Identier
DW
When set to , the secondary PLL will be a fractional N divided PLL
SS_FRAC_N_ENABLE
:6
RO
-
Reserved
:8
DW
The f value for the fractional divider. The number of clock cycles in the
period that a divider F + 1 is used is f + 1.
SS_FRAC_N_F_HIGH_CYC_CNT
:
DW
The p value for the fractional divider. The period over which the frac-
tional N divider oscillates between F and F + 1 is p + 1
SS_FRAC_N_PERIOD_CYC_CNT
x:
Secondary
PLL Fractional
N Divider
D.8 LPDDR Controller conguration
SS_LPDDR_CONTROLLER_CONFIG 0x13
Controls whether LPDDR Controller is enabled, and which core it is accessible to through
the mux.
Bits
Perm
Init
Description
Identier
:
RO
-
Reserved
DW
Denes which xCORE has access to the LPDDR controller via the mux
SS_LPDDR_MUXTO_CORE1
DW
When set to this will allow the LPDDR controller to access the pads
SS_LPDDR_ENABLE
x:
LPDDR
Controller
conguration
D.
MIPI shim clock cong
MIPI_CLK_DIVIDER 0x14
Congures the clock to the MIPI shim, the hardware block interfacing the MIPI PHY to
the xCORE.
Bits
Perm
Init
Description
Identier
RW
If set to , the secondary PLL is used as a source for the MIPI shim
clock divider. By default, the output of the core PLL is used.
SS_MIPI_CLK_FROM_APP_PLL
:
RO
-
Reserved
6
RW
MIPI clock divider disable. When set to , the divider is enabled.
SS_SSWITCH_MIPI_CLK_DIV_DISABLE
:
RW
MIPI shim clock divider. When set to X the input clock is divided by
2(X + 1)
.
SS_SSWITCH_MIPI_CLK_DIV
x:
MIPI shim
clock cong



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com