Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.NET

X  

FS32R274VBK2MMM Datasheet(PDF) 53 Page - NXP Semiconductors

Part # FS32R274VBK2MMM
Description  S32R274/S32R264 Series Data Sheet
PDF  78 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

FS32R274VBK2MMM Datasheet(HTML) 53 Page - NXP Semiconductors

Back Button FS32R274VBK2MMM Datasheet HTML 49Page - NXP Semiconductors FS32R274VBK2MMM Datasheet HTML 50Page - NXP Semiconductors FS32R274VBK2MMM Datasheet HTML 51Page - NXP Semiconductors FS32R274VBK2MMM Datasheet HTML 52Page - NXP Semiconductors FS32R274VBK2MMM Datasheet HTML 53Page - NXP Semiconductors FS32R274VBK2MMM Datasheet HTML 54Page - NXP Semiconductors FS32R274VBK2MMM Datasheet HTML 55Page - NXP Semiconductors FS32R274VBK2MMM Datasheet HTML 56Page - NXP Semiconductors FS32R274VBK2MMM Datasheet HTML 57Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 53 / 78 page
background image
6. Total lumped capacitance including silicon, package pin and bond wire. Application board simulation is needed to verify
LFAST template compliancy.
7. Absolute min = 0.15 V – (285 mV / 2) = 0 V
8. Absolute max = 1.6 V + (285 mV / 2) = 1.743 V
9. Total capacitance including silicon, package pin and bond wire
10. Total inductance including silicon, package pin and bond wire
9.4 Serial Peripheral Interface (SPI) timing specifications
The following table describes the SPI electrical characteristics.
MTEF=1 Mode timing values given below are only applicable when external SPI is in
classic mode. Slave mode timing values given below are applicable when device is in
MTFE=0.
• Measurements are with maximum output load of 50 pF, input transition of 1 ns and
pad configured as SRE = 11.
Table 43. SPI timing
No.
Symbol
Parameter
Conditions
Min
Max
Unit
1
tSCK
SPI cycle time
Master (MTFE = 0)
50
—
ns
Master (MTFE = 1)
50
—
Slave (MTFE = 0)
50
—
Slave Receive Only mode1
16
—
2
tCSC
PCS to SCK delay
Master
63.82
—
ns
3
tASC
After SCK delay
Master
68.83
—
ns
4
tSDC
SCK duty cycle
Master4
tSCK/2 – 1
tSCK/2 + 1
ns
Slave5
—
—
ns
Slave Receive only mode6
tSCK/2 –
0.750
tSCK/2 +
0.750
ns
5
tA
Slave access time
SS active to SOUT valid
—
25
ns
6
tDIS
Slave SOUT disable time
SS inactive to SOUT High-Z or invalid
—
25
ns
7
tPCSC
PCSx to PCSS time
—
13 7
—
ns
8
tPASC
PCSS to PCSx time
—
13 8
—
ns
9
tSUI
Data setup time for inputs
Master (MTFE = 0)
15
—
ns
Slave
2
—
Slave Receive Mode
2
—
Master (MTFE = 1, CPHA = 0)9
15-N x SPI
IPG clock
period10
—
Master (MTFE = 1, CPHA = 1)
15
—
10
tHI
Data hold time for inputs
Master (MTFE = 0)
–2
—
ns
Slave
4
—
Slave Receive Mode
4
—
Table continues on the next page...
Communication modules
S32R274/S32R264 Series Data Sheet, Rev. 6, 06/2021
NXP Semiconductors
53



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com