5.9 Switching Characteristics - 1 Mbps

1Mbps (THVD2410V-EP with SLR = 0 or floating) over recommended operating conditions. All typical values are at 25°C and

supply voltage of VCC = 5 V , VIO = 3.3 V, unless otherwise noted. (1)

PARAMETER

TEST CONDITIONS

MIN

TYP

MAX

UNIT

Driver

tr, tf

Differential output rise/fall time

VCC = 3 to 3.6 V, Typical at 3.3 V

RL = 54 Ω, CL = 50 pF

See Figure 6-3

125

150

300

ns

VCC = 4.5 to 5.5 V, Typical at 5 V

130

160

300

ns

tPHL, tPLH

Propagation delay

VCC = 3 to 3.6 V, Typical at 3.3 V

160

240

ns

VCC = 4.5 to 5.5 V, Typical at 5 V

185

280

ns

tSK(P)

Pulse skew, |tPHL – tPLH|

VCC = 3 to 3.6 V, Typical at 3.3 V

2

20

ns

VCC = 4.5 to 5.5 V, Typical at 5 V

2

15

ns

tPHZ, tPLZ

Disable time

RE = X

See Figure 6-4

and Figure 6-5

40

95

ns

tPZH, tPZL

Enable time

RE = 0 V

90

275

ns

RE = VIO

3

4.6

µs

tSHDN

Time to shutdown

RE = VIO

50

500

ns

Receiver

tr, tf

Output rise/fall time

CL = 15 pF

See Figure 6-6

7

15

ns

tPHL, tPLH

Propagation delay

50

85

ns

tSK(P)

Pulse skew, |tPHL – tPLH|

4

12.5

ns

tPHZ, tPLZ

Disable time

DE = X

30

40

ns

tPZH(1),

tPZL(1)

Enable time

VIO = 3 V to 3.6 V; DE = VIO

See Figure 6-7

90

120

ns

VIO = 1.65 V to 1.95 V; DE = VIO

90

130

ns

tPZH(2),

tPZL(2)

Enable time

DE = 0 V

See Figure 6-8

3

4.5

μs

tD(OFS)

Delay to enter fail-safe operation

CL = 15 pF

See Figure 6-9

7

10

18

μs

tD(FSO)

Delay to exit fail-safe operation

27

40

60

ns

tSHDN

Time to shutdown

DE = 0 V

See Figure 6-8

50

500

ns

(1)

A, B are driver output and receiver input terminals for Half duplex devices; A/B are Receiver input, Y/Z are driver output terminals for

Full duplex device

THVD2410V-EP, THVD2450V-EP, THVD2452V-EP

SLLSFQ9B – MAY 2024 – REVISED OCTOBER 2024

www.ti.com

10

Submit Document Feedback

Copyright © 2024 Texas Instruments Incorporated

Product Folder Links: THVD2410V-EP THVD2450V-EP THVD2452V-EP