 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
S29GL01GP10FFIR12 Datasheet(PDF) 59 Page - SPANSION |
|
|
|||||||||||||||||||||||||||||
S29GL01GP10FFIR12 Datasheet(HTML) 59 Page - SPANSION |
|
|
59 / 77 page  November 8, 2007 S29GL-P_00_A7 S29GL-P MirrorBit® Flash Family 59 Da ta Shee t (Prelim i nar y ) Notes 1. VIO < VCC + 200 mV. 2. VIO and VCC ramp must be synchronized during power up. 3. If RESET# is not stable for tVCS or tVIOS: The device does not permit any read and write operations. A valid read operation returns FFh. A hardware reset is required. 4. VCC maximum power-up current (RST=VIL) is 20 mA. Figure 11.8 Power-up Sequence Timings Table 11.5 Power-up Sequence Timings Parameter Description Speed Unit tVCS Reset Low Time from rising edge of VCC (or last Reset pulse) to rising edge of RESET# Min 35 µs tVIOS Reset Low Time from rising edge of VIO (or last Reset pulse) to rising edge of RESET# Min 35 µs tRH Reset High Time before Read Min 200 ns VCC min VCC VIO min VIO CE# RESET# tRH tVIOS tVCS |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
